We use cookies and similar technologies (also from third parties) to collect your device and browser information for a better understanding on how you use our online offerings. This enables us to optimize and personalize your experience with Infineon and to provide you with additional services and information based on your individual profile. Details are available in our privacy policy.
Privacy Policyand Imprint
View and change cookie settings
Accept
Reject
Ask the Community

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 5, 3 & 1 Forum Discussions

Anonymous
Not applicable
‎Sep 19, 2015 02:16 PM
‎Sep 19, 2015 02:16 PM

CY8CKIT-059 DelSig DAC range

From the schematics it appears that VDDA is an unconnected pin.  Accoring to page 13 of the DelSig ADC reference, the ADC range depends on the buffer mode however all three buffer mode ranges are defined using VDDA.  If that pin is not connected how is the range determined?

Labels
0 Likes
Subscribe
2 Replies
ETRO_SSN583
Level 9
Level 9
100 sign-ins 5 likes given 1000 replies posted
‎Sep 20, 2015 02:46 AM
‎Sep 20, 2015 02:46 AM

Re: CY8CKIT-059 DelSig DAC range

Vdd is connected to Vdda on the board, from the schematic (attached).

   

 

   

Regards, Dana.

Preview file
11 KB
0 Likes
Anonymous
Not applicable
‎Sep 21, 2015 10:12 AM
‎Sep 21, 2015 10:12 AM

Re: CY8CKIT-059 DelSig DAC range

Thanks.  I was looking in section 4 and didn't notice there was more information in the appendix.

0 Likes