setup timing violation of UART

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
lock attach
Attachments are accessible only for community members.
mamac_285711
Level 1
Level 1

Hello Everyone,

I Built the one project , It have capsense, I2c , UART, timer blocks but i found the one warning like setup timing violation of cyHFclk.

please tell me how to avoid this warning. (should i worried about it?)

Timing details attached with this case.

thanks ,

Manish

0 Likes
1 Solution
Vison_Zhang
Moderator
Moderator
Moderator
First comment on KBA 750 replies posted 250 sign-ins

General rule: To UDB based component, the maximum clock frequency should not exceeds half of the HFCLK frequency.

If want to pursue maximum UART data rate, i recommend you decrease HFCLK freq to lower speed like 45MHz to avoid the timing error.

View solution in original post

0 Likes
1 Reply