PSoC™ 4 Forum Discussions

Dear Sirs and Madams,

We have a question about HAL of I2 of PSoC4S MAX.

We are using PSoC4S MAX IMO at 48MHz.

Therefore, the I2S clock is set as follows in the source code.

/***********************************************************************/

rslt = cyhal_clock_reserve(&clock_hf, &CYHAL_CLOCK_HF);

rslt = cyhal_clock_allocate(&clock_pll, CYHAL_CLOCK_BLOCK_PLL);

rslt = cyhal_clock_set_frequency(&clock_pll, 48000000, NULL);

if (!cyhal_clock_is_enabled(&clock_pll))

{

rslt = cyhal_clock_set_enabled(&clock_pll, true, true);

}
// Change the source for the High Frequency clock to be the allocated PLL
rslt = cyhal_clock_set_source(&clock_hf, &clock_pll);
}

/***********************************************************************/

And the I2S hardware is set as follows :

/***********************************************************************/

cyhal_i2s_pins_t tx_pins = { .sck = P3_5, .ws = P3_7, .data = P3_6, .mclk = NC };

cyhal_i2s_config_t config =
{
.is_tx_slave = false,

.is_rx_slave = false,

.mclk_hz = 0,

.channel_length = 16,

.word_length = 16,

.sample_rate_hz = 18750

};

/***********************************************************************/

With the above settings, communication with a sample rate of 18.75 kHz is possible.

So I have a question.

The I2S HAL documentation states:

Calculating according to this formula,

sclk = 18.75kHz x 16 x 2 = 600kHz

(1) Sclk here is synonymous with mclk, right?

(2) Is this 600kHz automatically divided from 48MHz HAL internally?

48MHz / ( 600kHz  x 8( Fixed 8x divider on sclk input of MXAUDIOSS IP ) ) = divide by 10

(3) For example, to change this 18.75kHz to 46.875kHz,

Is it ok to just change ".sample_rate_hz=1875" to ".sample_rate_hz=46875"?

46875 x 16 x 2 = 1.5MHz

48MHz / ( 1.5MHz / 8( Fixed 8x divider on sclk input of MXAUDIOSS IP ))  = divide by 4

Because 46.875kHz is a frequency that can be generated by dividing down from 48MHz.

Regards,

When I try to export a PSoC creator bootloader project to keil MDK, it comes with the warning which says "TOOLS.INI Section'[C51]': missing 'PATH' entry!". However, it's an ARM project, with no relationship to C51. So what should I do to avoid this problem?

I have already installed the legacy pack for Cortex-M and all steps during exporting were followed by the instructions provided by the Help. 

Best regards

When I2C slave read and write buffers operation ，the index is incremented。 I can't find a function to reset the array index in the CAT2 Peripheral Driver Library of MTB.

In PSoC Creator, I can use the function CapSense_ GetCentroidPos get the slider position.  but, in modustoolbox, I found no function that can get  the slider position in the Capense Middleware Library.  Excuse me, which function can be used to get the slider position！

   I am learning CAPSENSE slide on the CY8CKIT-149.  the routine and my owm project work normally in PSoC Creator IDE.  In modustoolbox2.4 IDE, The  CAPSENSE_CSD_Slider_Tuning routine  work normally。 I created a project according to this routine. In the Capsense tuner, I checked, but there was no response.  After debugging, I found that the function Cy_ CapSense_ Enable return value is CY_CAPSENSE_STATUS_INVALID_STATE.   Why CAPSENSE fails to enable?

I am attaching project .Thank.. 

Regards,

Can anyone here help me validate if "616452" is the Lot Code? What is "575"?

Specifically, every time I start a new Debug session, I need to redo the following:
Display Watch 1 (Debug->Windows->Watch->1)
Display Watch 2 (Debug->Windows->Watch->2)
Change Memory 1 window to show 16 columns.
Reposition all debug windows in IDE.

Why do I need to disrupt my workflow and redo this manual work every time I enter a debug session? The IDE remembers the state and position of other windows, so why not the debug windows?

当我使用CY8C4146LQS-S423芯片的AD采集功能时，遇到一些问题。当电压值在6V时，采集到AD值大约是6.6V (0x0349)，偏差会很大。并且外部供电越小，采集到的AD值偏差越大。

最开始我使用的配置如下：

因为被建议使用内部Verf提高AD采集精度，所以我尝试修改VDDA/2为Internel 1.024 volts，似乎我使用的芯片不支持这么设置。

然后我将VDDA/2改为Internel Vref，似乎出了什么问题，设备不能正常运行了。

所以这个偏差我该怎么使它变小一些？之前有提问过AD采集不准确的问题如下：

https://community.infineon.com/t5/PSoC-4/PSoC4-AD-value-not-correct/td-p/375154

另外附上AD采集的分压电路：

 We will use  CY8C4247AZA-M483  PArt Number , There will be a lot of cyber-security codes and FUSA algorithms in the products to be designed, I request you to send a more detailed datasheet with pin-outs in addition to the datasheet accessed from the web page. We will have to examine the product in depth.