Announcements

Equip yourself to optimize PSoc4 MCUs for Evs at the EV Webinar. Click here to register.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 4 Forum Discussions

BiBi_1928986
Level 7
Level 7
500 replies posted 250 replies posted 250 sign-ins

Looking at PSoC 4000 IMO clocking.  I'm using CY8C4013SXI-410.
In document:
PSoC 4000 Family: PSoC 4 Architecture TRM, Document No. 001-89309 Rev. *D

it shows Table 8-1 for IMO frequency settings using register CLK_IMO_TRIM2 with a 6-bit field.  However, when referencing PSoC 4000 document:
PSoC 4 Registers TRM, Document No. 001-90002 Rev. *D
it shows a 3-bit field for CLK_IMO_TRIM2.

Which document is correct?

It looks to me like a copy/paste error from PSoC 4100/4200 doc's.  Or, I'm missing something.

Bill

0 Likes
1 Solution
LinglingG_46
Moderator
Moderator
Moderator
10 questions asked 5 questions asked 250 sign-ins

CLK_IMO_TRIM2

In the register TRM is shows "3-bit field". That's right.

View solution in original post

0 Likes
2 Replies
LinglingG_46
Moderator
Moderator
Moderator
10 questions asked 5 questions asked 250 sign-ins

CLK_IMO_TRIM2

In the register TRM is shows "3-bit field". That's right.

0 Likes

Thank you.

This means Table 8-1 is incorrect for CLK_IMO_TRIM2.  Where can I find the correct table?

After reading more of the Registers documentation, CLK_IMO_TRIM2 is not used to set the IMO output frequency in 4MHz steps.  The correct register is called CLK_IMO_SELECT.  So, the text description in "PSoC 4 Architecture TRM, Document No. 001-89309 Rev. *D", section 8.2.1 Internal Main Oscillator, is referencing the wrong register.  Can you confirm this for me?  Thank you.

0 Likes