PSoC4S Plus : POR and minimum operating voltage

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
MiNe_85951
Level 7
Level 7
Distributor - TED (Japan)
50 likes received 500 replies posted 50 solutions authored

Dear Sirs and Madams,

 

Please tell us about the relationship between the POR and minimum operating voltage.

The datasheet has the following specifications.

 

Power supply input voltage:

MaMi_1205306_0-1686541698546.png

Power on reset :

MaMi_1205306_1-1686541798430.png

It is a voltage that is not defined between the minimum operation voltage of 1.81V (1.71V Internally
unregulated supply) and the power-on reset release voltage of 0.5V to 1.5V.

 

I understand that the sequence of operations at startup is as follows:
1. POR release when Vdd reaches from 0V to 0.5V(1.5V)
2. Start boot process
3. Operation guaranteed when Vdd is 1.81V or higher

 

Does this mean that this 0.5V(1.5V) to 1.81V operation (mainly the boot process) is not guaranteed?

In other words, does it mean that reset IC is mandatory for PSoC4S Plus?

 

Regards,

0 Likes
3 Replies
Sidramesh_S
Moderator
Moderator
Moderator
250 sign-ins 100 replies posted 25 solutions authored

Hi @MiNe_85951 ,

I hope you are referring to the PSoC 4100S Plus family device datasheet :-
https://www.infineon.com/dgdl/Infineon-PSOC_4_PSOC_4100S_PLUS_DATASHEET_PROGRAMMABLE_SYSTEM-ON-CHIP_...

Could you please tell me how you are calculating or referring power-on reset release voltage values ,I am asking this because it (power-on reset release voltage) is not documented in datasheet and TRM.

I will look at internally to find answer for the questions you have asked and update you accordingly.

Thanks and regards,
Sidramesh



0 Likes
MiNe_85951
Level 7
Level 7
Distributor - TED (Japan)
50 likes received 500 replies posted 50 solutions authored

Sidramesh-san,

 

Power-on-reset(PRES) is listed in Table 28 on page 37 in the PSoC 4100S Plus device datasheet at the URL you provided.

I think this PRES is specified as the voltage for PSoC to "Power-on-reset", but is it wrong?

If not, please let us know what this specification means.

 

Regards,

0 Likes
Sidramesh_S
Moderator
Moderator
Moderator
250 sign-ins 100 replies posted 25 solutions authored

Hi @MiNe_85951 ,

The voltage at which the system is guaranteed to be operating establishes the minimum POR trip point so the POR does not disappear before the system logic has been reset.so at this voltage, POR is released or deasserted.
Maximum trip voltages Vrisepor and Vfallpor are specified so the POR is not asserted during normal operation.

Thanks and regards,
Sidramesh
 

0 Likes