Announcements

Equip yourself to optimize PSoc4 MCUs for Evs at the EV Webinar. Click here to register.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

PSoC™ 4 Forum Discussions

MaMi_1205306
Level 7
Level 7
500 replies posted 50 solutions authored 25 likes received

Hi,

I would like to confirm the specifications of PSoC4L

The PSoC4L data sheet has the following specifications.

pastedImage_3.png

The selected device is CY8C4248BZI-L489.

However, PSoC Creator does not allow you to set 104MHz, up to 50.4MHz.

pastedImage_6.png

Currently, the selected device is displayed as 50.4MHz.

Is there a PSoC4L device that supports 104MHz PLL output now?

Or are there any plans to release it in the future?


Regards,

0 Likes
1 Solution
AikoO_51
Moderator
Moderator
Moderator
100 sign-ins First question asked 50 solutions authored

The PLL IP itself in PSoC4L is capable of 104MHz as shown as the datasheet you suggested (001-91686 Rev. *J : SID414), but PLL legal rang is depending on each device.

Then it’s available the PLL range (min 22.5MHz and max 50.4MHz) in the PSoC4L device.

It is timing closed at a much lower frequency, so it is not allowed to run the PLL output above 50.4 MHz as PSoC4L device. 

So the PLL IP block spec doesn't apply for max frequency and the chip spec (min 22.5MHz and max 50.4MHz) is applied in PSoC Creator.

Aiko Ohtaka
Infineon Technologies

View solution in original post

3 Replies
AikoO_51
Moderator
Moderator
Moderator
100 sign-ins First question asked 50 solutions authored

The PSoC Creator would be correct (up to 50.4MHz), but it is necessary to confirm about datasheet notation.

I'll check them as soon as possible.

Aiko Ohtaka
Infineon Technologies
0 Likes
AikoO_51
Moderator
Moderator
Moderator
100 sign-ins First question asked 50 solutions authored

The PLL IP itself in PSoC4L is capable of 104MHz as shown as the datasheet you suggested (001-91686 Rev. *J : SID414), but PLL legal rang is depending on each device.

Then it’s available the PLL range (min 22.5MHz and max 50.4MHz) in the PSoC4L device.

It is timing closed at a much lower frequency, so it is not allowed to run the PLL output above 50.4 MHz as PSoC4L device. 

So the PLL IP block spec doesn't apply for max frequency and the chip spec (min 22.5MHz and max 50.4MHz) is applied in PSoC Creator.

Aiko Ohtaka
Infineon Technologies

Aiko-san,

Thank you for your answer.

I understand the contents.

In that case, it would be nice if the data sheet had annotations.

Regards,

0 Likes