PSoC 4200 - Peripheral Clock Configuration: clk_gated / clk_divided

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
TePh_4811091
Level 1
Level 1
First question asked 5 sign-ins First reply posted

Greetings - The PSoC 4 Arch TRM mentions in section 8.3.4 Peripheral Clock Configuration that the "peripheral clocks, including the analog SAR clock, are sourced by peripheral clock dividers. Each divider input can be used to generate two versions of the clock: a gated clock and a divided clock."

How would gated vs divided be configured/controlled?

TIA,

-Terry

0 Likes
2 Replies
Ekta_N
Moderator
Moderator
Moderator
750 replies posted First like given 250 solutions authored

Hello @TePh_4811091 

When using PSoC Creator to configure the clocks, you can see the clocks used in your design by clicking on the clocks tab under Design wide resources:

Ekta_0-1659354155060.png

Here, you would also find the Edit Clock  option which can be used to set the frequency of your system clocks  as can be seen in the image below:

Ekta_1-1659354320549.png

PSoC 4200 has the following clock tree, according to which HFCLK can be routed to different peripheral dividers to produce clock of appropriate frequency:

Ekta_2-1659354588229.png

In PSoC Creator when using any component, mostly there will be an option to connect an external clock. This can be used by the user to configure the clock for components themselves. For example, when using a SAR ADC, the component has an option to connect a clock externally, the clock component can be used to configure the frequency of the input clock. As can be seen, there are options to specify divider/fractional divider for the input clock used by the component. This internally uses the peripheral clock dividers mentioned by you.

Ekta_3-1659355177560.png

 



Best Regards
Ekta

 

 

0 Likes
TePh_4811091
Level 1
Level 1
First question asked 5 sign-ins First reply posted

Ekta - thank you for all the great info, but I was more specifically looking for how to control the clk_gated vs clk_divided as shown in show here (from the TRM):

TePh_4811091_0-1659356500600.png

Thank you,

 

Terry

0 Likes