PSOC4L - what is the voltage range for VDDIO?

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
DanMeeks
Level 1
Level 1
10 sign-ins 5 replies posted 5 questions asked

I don't see a max voltage range for VDDIO in the data sheet. And in Creator, cydwr shows that pin at 3.3V for some reason. Makes me wonder if VDDIO can run up to 5V (which is what I want). And of course this should be in the data sheet... or did I miss it? I looked through the Absolute Maximum Ratings section.

0 Likes
1 Solution
lock attach
Attachments are accessible only for community members.
MotooTanaka
Level 9
Level 9
Distributor - Marubun (Japan)
First comment on blog Beta tester First comment on KBA

Hi,

I also could not find specific max range of VDDIO in the data sheet,

but I found the line below in the PSoC 4 Hardware Design Considerations AN88619

    VDDIO ≤ VDDD ≤ VDDA

And in the PSoC 4: PSoC 4200L Datasheet I found the following, in the Table 1. Absolute Maximum Ratings

001-VGPIO_ABS.JPG

So I hope that we can assume

    VDDIO ≤ VDD+0.5

So I tested by creating a simple project targeting device PSoC 4200L

DWR > System

I enter 5.0 for all VDDA, VDDD, VDDIO

002-dwr-system.JPG

Schematic

003-pins.JPG

main.c

==========

#include "project.h"

int main(void)

{

    CyGlobalIntEnable; /* Enable global interrupts. */

    /* Place your initialization/startup code here (e.g. MyInst_Start()) */

    for(;;)

    {

        Pin_2_Write(Pin_1_Read()) ;

    }

}

==========

And the project could be compiled

004-compiled.JPG

moto

View solution in original post

0 Likes
1 Reply
lock attach
Attachments are accessible only for community members.
MotooTanaka
Level 9
Level 9
Distributor - Marubun (Japan)
First comment on blog Beta tester First comment on KBA

Hi,

I also could not find specific max range of VDDIO in the data sheet,

but I found the line below in the PSoC 4 Hardware Design Considerations AN88619

    VDDIO ≤ VDDD ≤ VDDA

And in the PSoC 4: PSoC 4200L Datasheet I found the following, in the Table 1. Absolute Maximum Ratings

001-VGPIO_ABS.JPG

So I hope that we can assume

    VDDIO ≤ VDD+0.5

So I tested by creating a simple project targeting device PSoC 4200L

DWR > System

I enter 5.0 for all VDDA, VDDD, VDDIO

002-dwr-system.JPG

Schematic

003-pins.JPG

main.c

==========

#include "project.h"

int main(void)

{

    CyGlobalIntEnable; /* Enable global interrupts. */

    /* Place your initialization/startup code here (e.g. MyInst_Start()) */

    for(;;)

    {

        Pin_2_Write(Pin_1_Read()) ;

    }

}

==========

And the project could be compiled

004-compiled.JPG

moto

0 Likes