- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Everyone,
Reading the documentation and according to my understanding, the BLE system uses the 24 MHz clock frequency, therefore, is it a correct assumption to say that a CPU clock of 3 MHz should not affect the throughput of the BLE? But rather the IMO cpu clock affects peripherals such as SPI, UART, i2C, etc.?
- Labels:
-
PSoC 4 Architecture
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Yes. You are correct. The clock routed to the BLESS is different from the clock that runs the CPU which is SYSCLK.
To explain better how clock system works:
IMO and ECO are the main clock sources inside the PSoC. From IMO(/ECO based on the user setting) all the high frequency clocks are derived. For example HFCLK is derived from IMO/ECO. For every peripheral clock to be generated, there will be clock divider registers sitting in between the HFCLK and the peripheral clocks(SYSCLK also included in peripheral clocks). In the PSoC Creator, based on the clock frequency you set for the peripherals the dividers will be set automatically by the configurator. Once these dividers are set they will not change during the entire operation.
The peripheral clock accuracy directly depends on the source clock accuracy. For BLE applications the external clock is compulsory.
Thanks
Ganesh