Design rule with resistance array

[KaKi_1384211]

Hi Team,

Please let me know about the following PCB layout design regarding capsense for PSoC4200.

For series resistance of capsense pins, in the design guide, It is arranged within 10mm of the PSoC pin, and individual chip resistors are used.

Now, we are considering this resistance with the resistor array(Panasonic EXB28V, etc.).

At that time, it is assumed that the parasitic capacitance between the wiring patterns affects by using a resistor array.

Please let me know the design rules on capsense wiring patterns and the recommendations, prohibitions and design materials for making resistor array from series resistance.

Thanks and regards,

[RyanZhao · Accepted solution]

Kikuma-san,

I haven't tried using resistance array before. But in my mind, resistance array may increase sensors' coupling noise. For example, if you touch on one sensor, others sensors may become ON due to noise couple.

In capsense design, ideally, sensor traces require to be separated with each other. Recommend to use GND(or reserve enough clearance) to separate sensors' trace one by one.

Thanks,

Ryan