About CY8CKIT-042-BLE-A bluetooth low energy pioneer kit some questions?

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Robin_Peng
Level 5
Level 5
Distributor - Macnica(GC)
100 replies posted 50 replies posted 50 questions asked

Hi Sir.

I have some basic questions,The development kit I use is CY8CKIT-042-BLE-A.  The chip I use is CY8C4247LQI-BL463.

(1)What is the function of the sawtooth on the board? Is it necessary?

pastedImage_1.png

pastedImage_2.png

(2)PSoC4 Hardware Design  considerations-----AN88619   ,How to understand the words in the red box?

pastedImage_3.png

Thanks

0 Likes
1 Solution
Charles_Lai
Moderator
Moderator
Moderator
500 replies posted 250 solutions authored 250 sign-ins

Hi,

1)

PCBs are manufactured on a standard sized panel. Those sharp edges are often referred to as "mouse bites" and they are leftover after depanelization.

See:

https://electronics.stackexchange.com/questions/193337/what-is-the-purpose-of-the-sharp-edges-aka-mo...

https://en.wikipedia.org/wiki/Depaneling

2)

Most SAR ADCs require a large bypass capacitor at the reference input, typically in the range of 1 μF to 22 μF. The large bypass capacitor is required to replenish charge to the internal binary-weighted capacitor array, because each bit decision is settled in a few nanoseconds during each conversion clock cycle.

And chapter 10.1 & table 2 of AN86619 may help you understand the considerations of bypass capacitor:

pastedImage_4.png

See:

https://www.cypress.com/documentation/application-notes/an88619-psoc-4-hardware-design-consideration...

Planet Analog - Driving the reference input on a SAR ADC

<<<<<<<<<<<<<>>>>>>>>>>>>>

Sincere regards from​ C. L.

<<<<<<<<<<<<<>>>>>>>>>>>>>

View solution in original post

1 Reply
Charles_Lai
Moderator
Moderator
Moderator
500 replies posted 250 solutions authored 250 sign-ins

Hi,

1)

PCBs are manufactured on a standard sized panel. Those sharp edges are often referred to as "mouse bites" and they are leftover after depanelization.

See:

https://electronics.stackexchange.com/questions/193337/what-is-the-purpose-of-the-sharp-edges-aka-mo...

https://en.wikipedia.org/wiki/Depaneling

2)

Most SAR ADCs require a large bypass capacitor at the reference input, typically in the range of 1 μF to 22 μF. The large bypass capacitor is required to replenish charge to the internal binary-weighted capacitor array, because each bit decision is settled in a few nanoseconds during each conversion clock cycle.

And chapter 10.1 & table 2 of AN86619 may help you understand the considerations of bypass capacitor:

pastedImage_4.png

See:

https://www.cypress.com/documentation/application-notes/an88619-psoc-4-hardware-design-consideration...

Planet Analog - Driving the reference input on a SAR ADC

<<<<<<<<<<<<<>>>>>>>>>>>>>

Sincere regards from​ C. L.

<<<<<<<<<<<<<>>>>>>>>>>>>>