Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
ViRa_4650396
Level 1
Level 1

Hi,

We are using the below mentioned Boot Flash chip for our application.

     Part no                     -S29AL016J70TFI02 (TSOP-48)

     Top Marking:

                    1st line      - S29AL016J70TFI02

                    2nd line     - 838BB134 M

                    3rd line     - ©07 SPANSION

pastedImage_6.png

             

Issue: The boot flash chip S29AL016J70TFI02 is mounted in two boards. Both the boards are tested for chip erase in room temperature. We observed that the chip erase timing for both the IC's are different. We probed at RY/BY# assertion and found below two different chip erase timings.

Chip 1: 15.5s

Chip 2: 19.1s

What would be the reason for the exceeding the typical chip erase time as mentioned in the datasheet "18. Erase and Programming Performance".

With regards,

Vigneshwar Raj

0 Likes
1 Solution

Hello,

I discussed this issue with our product experts. The chip erase times that you observe from chip 1 (15.5s) and chip 2 (19.5s) are expected values. Our datasheet mention only typical chip erase time (16s), it is the average chip erase time. So, there can be devices with chip erase time more than this typical value. We recommend you to use data# polling and RY/BY# pin to know the completion status of program/erase operations in our device.

Thanks and Regards,

Sudheesh

View solution in original post

0 Likes
3 Replies