- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can Status and Configuration reads and writes use all four I/O lanes to perform faster in Quad SPI mode?
When interfacing to a memory component that can operate in Serial, Dual or Quad SPI modes, do Status and Configuration reads and writes only use single SPI mode or can they be performed faster by using Quad SPI mode?
If Register Access can use Quad SPI mode, how is the state of the Quad bit determined to know which mode to use to read the Configuration register?
Solved! Go to Solution.
- Labels:
-
Memory Nor Flash
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Greg,
As you can see in the S25FL-S device datasheets, there are no Quad commands for register access. Therefore, all the register access commands will only work in Single SPI mode.
However, some device families, (for example FL-L) support QPI mode. QPI mode transfers ALL instructions, addresses, and data from the host to the memory as four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as four bit (nibble) groups on IO0, IO1, IO2, and IO3.
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you please provide the part number of the device you are referring to?
Regards.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for the request for clarification.
I'm specifically interested in Quad SPI NOR Flash, S25FL-S.
I'm generally interested in all Quad SPI interfaced including FRAM.
Greg
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Greg,
As you can see in the S25FL-S device datasheets, there are no Quad commands for register access. Therefore, all the register access commands will only work in Single SPI mode.
However, some device families, (for example FL-L) support QPI mode. QPI mode transfers ALL instructions, addresses, and data from the host to the memory as four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host similarly as four bit (nibble) groups on IO0, IO1, IO2, and IO3.
Regards.