- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Regarding some FRAM -> Please explain why WP and Reset are now recommended for VDD connection.
Solved! Go to Solution.
- Labels:
-
Memory F-RAM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If the logic is floating without connecting to VDD, the transistor may operate halfway and the voltage may not be fixed at the ViL or ViH value due to leakage current generation, etc., and may become indefinite (not recognized as High or Low).
Therefore, it is necessary to connect to VDD to fix the logic or add an external pull-up of about 3 to 10K.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If the logic is floating without connecting to VDD, the transistor may operate halfway and the voltage may not be fixed at the ViL or ViH value due to leakage current generation, etc., and may become indefinite (not recognized as High or Low).
Therefore, it is necessary to connect to VDD to fix the logic or add an external pull-up of about 3 to 10K.