As an additional question, can this simulation model be used for software development such as driver development?
We would also like to develop a driver to control FRAM in advance if possible.
For example, control the FRAM control IP in the FPGA from the driver, access the virtual FRAM (FM28V202A.v), write, read, etc.
If we can confirm the operation similar to using actual FRAM, we would like to utilize it for driver development.
I'm guessing that it's difficult to use it for anything other than IO timing verification, but I'd like to confirm it just in case.
This is an additional question. Thank you.
I think that the actual FM28V202A has a capacity of 2Mbit, but even in the simulation model
Is it possible to simulate full area access for 2Mbit?
If you use a simulation model, please let us know if there are any restrictions on driver development.
(For example, access to a specific area can only be simulated, etc.)