Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

Motor Control ICs Forum Discussions

Zhouzy
Level 1
Level 1
10 sign-ins First like given 5 sign-ins

我最近阅读了TLE9183QK的安全手册,在figure 5 的流程图里面(self test of UV_VCC),在uC做完“bit st_uv_vcc reset in Sel_st_1”之后,有两个分支:①exit self test mode→reset with ENA②reset with ENA→bit st_scd_hs set in Sel_st_1。我的问题是

这两个分支都需要执行么?

有没有预置条件?

特别是②的最后一步“bit st_scd_hs set in Sel_st_1”是必须要做的么?

**************************************************************************************

I recently read TLE9183QK's safety manual. In the flow chart of figure 5 (self test of UV_VCC), after the uC finishes "bit st_uv_vcc reset in Sel_st_1", there are two branches: ①exit self test mode→reset with ENA②reset with ENA→bit st_scd_hs set in Sel_st_1.

My question is, do these two branches need to be executed?

Are there preset conditions?

In particular, is the last step of ② "bit st_scd_hs set in Sel_st_1" necessary?

0 Likes
1 Solution
Xiangrui
Moderator
Moderator
Moderator
50 solutions authored First question asked 50 sign-ins

你好,

此产品的相关技术信息由于安全原因不宜被公开,我们会以私信的方式进行解答。

后续对于此产品可以在官网主页名字下拉菜单中的“My case"里创建case寻求技术和质量相关支持

View solution in original post

0 Likes
3 Replies
Xiangrui
Moderator
Moderator
Moderator
50 solutions authored First question asked 50 sign-ins

你好,这颗料部分相关信息暂未公开,我们也需要一些时间进行查找

0 Likes

方便私信的方式,提供工作邮箱或者其他的联系方式么

0 Likes
Xiangrui
Moderator
Moderator
Moderator
50 solutions authored First question asked 50 sign-ins

你好,

此产品的相关技术信息由于安全原因不宜被公开,我们会以私信的方式进行解答。

后续对于此产品可以在官网主页名字下拉菜单中的“My case"里创建case寻求技术和质量相关支持

0 Likes