Browse the Community
Discussion forum regarding PSoC™ 6 - 32-bit Arm Microcontroller (MCU) Forum, discusses the 40-nm technology - best combination of ultra-low-power consumption, flexibility, security and high-performance topics.
PSoC™ 4 - Arm®-based Forum, discusses the low-power Cortex®-M0 and Cortex®-M0+ cores, CapSense®, and Bluetooth® Low Energy
The PSoC™ 5LP, PSoC 2 and PSoC 1 Forum discusses - 24-bit Digital Filter Block (DFB), 24 UDBs, DMA controller and integrating AFE, digital logic with user interface ICs with an Arm Cortex-M3 CPU solutions.
The Sensing Technology Forum discusses CAPSENSE™ - capacitive-sensing and MagSense inductive-sensing for consumer, industrial, automotive, and Internet of Things (IoT) applications.
In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs
Discussion forum regarding 32-bit TRAVEO™ T2G Microcontroller - based on ARM® for automotive body electronics applications; cutting-edge performance, safety, and security features topics.
The MOTIX™ MCU forum is designed for you to post your questions, comments and feedback about the famous Embedded Power ICs at anytime. Ask your technical questions or explore existing content!
I am trying to make an application that transmits SPI frames using iLLD function,
In this case, Aurix TC397 which is the MCU I am working with, is the master in the SPI communication.
my question is, what does the byte order look like in the SPI MOSI frame sent by this function? is MasterTxFrame the first byte to be sent or the last byte to be sent? Is there a way to configure this attribute?
Similarly, should I expect the SlaveTxFrame from slave device to be the th byte in the master rx buffer?
I have a project that use modus toolbox to compile and I need to replace everything using cmake so that there is a clean/fast build flow that do not access internet for CI automation (linux and windows). Is there example or a guide on build for PSoc6 because I don't really know where to start. I need to do native compilation with gcc and not use all the heavy toolchain things
sorry in advance for my 3th post in the kind same problem. I m using the CY3BB5CEE device of the Trasveo2 family and the 7.7.0 driver library.
I want to program SFLASH 0x1700 0000 and I investigated the additional code examples
loads, but could not find any example using the WriteRow 0x05 Systemcall
I even can not find this opcode param in the SDL
I can execute the read efuse or silicon id system calls like
I ordered a few chips CY8C4024AXI-S402 from DigiKey (https://www.digikey.com/en/products/detail/infineon-technologies/CY8C4024AXI-S402/11486333). Two chips were soldered and powered as it is recommended in Page#6 in the hardware design guide. I use PSoC creator 4.4, release date 10/01/2020, MiniProg4 programmer with PSoC programmer version 220.127.116.1159. All software and components were updated. The problem is PSoC creator cannot accuse this device. PSoC programmer status is Connected and Powered. I develop a simple project for this chip, builded it, but if I tried to program hex file by PSoC programmer, I got the message "Program terminated. Detected silicon ID "D5 80 21 A9" is not in database. The second chip has silicon ID "C3 80 21 A9". These silicon IDs showed up the same way when I tried multiple times. I found that the original silicon ID must be "19 17 11 A9" for this chip. I tried resolve this issue as it is recommended in in this post https://community.infineon.com/t5/PSoC-4/Silicon-ID-not-in-database/td-p/100222, but my case is different. I worked with PSoC 4200 family before, there were no problems like this with PSoC 4000. As I found out the problem can be in these chips that actually have different silicon IDs. I can actually edit the hex file to change the SiliconeID metadata and recalculate the checksum, but I think that's not good variant.Show Less
We are developing embedded firmware for an XMC4700 using DAVE (version 4.5.0) with the USB DAVE apps:
- USBD (version 4.0.16)
- USBD_VCOM (version 4.0.12)
Our product has a USB-C port that is wired into the USB controller on our XMC4700. We're trying to create a serial connection between an Android host device and the XMC4700. However, Android does not detect the XMC4700 at all.
We've tried registering a device_filter.xml file with the following entries:
<?xml version="1.0" encoding="utf-8"?> <resources> <!-- Infineon XMC 4700 --> <usb-device vendor-id="1419" product-id="80" /> <usb-device vendor-id="1419" product-id="88" /> </resources>
Usually, when Android detects a connected USB device, it will launch our application and auto-prompt the user for permission. In our case, we have no indication from Android that anything is present on the USB port.
Some of our other embedded products use FTDI USB chips, and these work fine with Android, so not sure what the issue is.
We're using this library on Android: https://github.com/mik3y/usb-serial-for-android
This library does not detect any connected devices.
On the firmware side of things, I register the USB "connect" event, this fires when I connect to a Windows PC, but not when I connect to Android.
The USB port is powered off a 24 VDC power supply, so it wouldn't be that the Android device isn't supplying enough current.
Any ideas? Thanks for your time.
I wanted to measure the CPU load using DMIPS. Could you please brief me with the procedures on how it can be done?
Looking forward to your response!
Thanks in advance! 🙂
What is the input to output delay time for the PSoC4 series?
I am sure it will vary depending on the circuit configuration, etc., but since you are asking me roughly, I would appreciate it if you could give me a figure.
Please use the model number CY8C4124PVQ-442.
Hi Support team,
Do we have a summary table that show all default clock values of each modules (such as f(SPB), f(GTM), f(CAN),...)?
Particularly, in one of your document example about GPT12 Module:
It mentions that the "base frequency for f(GPT)" here is 100 MHz. When I look up in the manual for this module, I found that the f(GPT) is taken directly from the f(SPB). Therefore, I assume that the "base frequency for f(SPB)" is also 100 MHz. Do I correctly assume? And how can I check all the default clock frequency for the above mentioned modules?
Thien BuiShow Less
I communicate with tlf35584 built-in in triboard tc375 through qspi2 successfully but when I switch to communicate with tlf35584 evaluation board through qspi4, I can not receive any thing from the tlf.
Pins I used:
I can see the clock and data in MTSR correctly but nothing in MRST.
Do I have to set-up any manually in tlf35584 evaluation board?
I am currently working with the evaluation board TLE9879 Evalkit V1.4, which utilizes an Arm Cortex M3 core.
Initially, I encountered no issues with halting the processor. I employed SWD to write into the DHCSR register with a value of 0xA05F0003, which successfully halted the processor. Upon re-reading, the register returned 0x010B0003 (halted state).
However, a recent development has presented a challenge. After running an application that may have introduced an error, I am unable to halt the processor. When I attempt to write into the DHCSR register with the same value of 0xA05F0003, it now returns 0x01090003 (not halted).
I would greatly appreciate any insights or advice regarding the possible reasons for this change in behavior.
Thank you in advance for your assistance.