Memories Forum Discussions
Browse the Community
Nor Flash
The NOR Flash Memory forum discusses critical safety features for automotive and industrial systems, and Semper NOR Flash Memory with ASIL-B compliant and ASIL-D-ready.
Hyper Flash
The HyperFlash NOR Flash memories Forum offers discussions on automotive advanced driver assistance systems (ADAS), automotive instrument cluster, automotive infotainment systems, and communication equipment.
Hyper RAM
HyperRAM™ memory Forum discusses self-refresh DRAM operating on the 12-pin HyperBus interface. With a read throughput up to 333 MB/s, the HyperRAM for SoCs with limited on-board RAM providing external scratch-pad memory for fast read and write operations.
Non Volatile RAM (F-RAM & NVSRAM)
Non-volatile RAM forum discusses Technology such as F-RAM and nvSRAM, which combine non-volatile data storage up to 16Mbit density with the high performance of RAM. These low-power memories offer high endurance, high data retention and instant non-volatility without external battery back-up, enabling system reliability and cost reduction.
Featured Discussions
text.format{('custom.tabs.no.results')}
Hi,
Do you have any test data available for radiation exposure and SEU/SEL on the FRAM parts? I'm specifically looking at FM22LD16 parts, but anything would be good. Looking to get confidence in these parts for a radiation harsh environment.
cheers
Mat
Show LessHi
I thank to Pritesh for helping me. Finally the problem in the termination and enabling. It is sloved .Thanking to all who replied for my posts.
Thanking you
B Babu
Show LessHi
In the qdrll+ memory controller ,
Case 1: The ODT is enabled (LOW) RQ=182ohms then input impedance = 182/3.33 is 54.65ohms and output impedance is 182/5 is 36.4 ohms, for the kit is working fine.
Case 2 : The ODT is enabled (HIGH) RQ=182 ohms then input impedance=182/1.66 is 109.6 ohms and output impedance is 182/5 is 36.4 ohms , for the kit is working fine.
How the termination are made. I am in confuse that it is giving the output for the both cases is correct. May i know how this works.
Thanking you
Show LessHi
I want to know the connection of the resistance between the memory and FPGA. how the resistance are placed and connected to each other.
Thanking you
Show LessHi,
I want to know the number of the cycles till CQ/CQ# is stable.In the xilinx IP-Core it is given that 2048 cycles for the clock stable .
PART no :CY7C25632KV18.
Thanking you