What the relation of F_CP and DITH_UPPER and DITH_LOWER in TLE9879 Charge pump clock configure

Announcements

Webinar: Integrated solutions for smaller, simpler low-voltage motor control design.
Join the webinar to experience!

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
xjs286268
Level 2
Level 2
25 sign-ins 5 replies posted First like received

Hello: Now l meet a question,when l develop TLE9879 BDRV clock configuration, I find when l use Config Wizard tool to set the Upper Dither and Low Dither frequency,l can not understand the relation of config value and register.why Upper Dither Freq=243Khz,the register F_CP =0X02 DITH_UPPER=0X0A,there is no explain in TLE9879 datasheet.

xjs286268_1-1692944791001.png

 

 

0 Likes
1 Solution
LinGuohui
Moderator
Moderator
Moderator
500 replies posted 50 likes received 250 solutions authored

Hi @xjs286268 

For Upper Dither Freq :

Fup = Fclock_source /(Fcp & FDITH_UPPER) = 18000000 /( 10(0x2) 1010(0x0A)) = 18000000/74 = 243.24kHz

View solution in original post

0 Likes
1 Reply
LinGuohui
Moderator
Moderator
Moderator
500 replies posted 50 likes received 250 solutions authored

Hi @xjs286268 

For Upper Dither Freq :

Fup = Fclock_source /(Fcp & FDITH_UPPER) = 18000000 /( 10(0x2) 1010(0x0A)) = 18000000/74 = 243.24kHz

0 Likes