MOSFET (Si/SiC) Forum Discussions
1ED3122MC12H unipolar drive positive series NMOS, the drive side power supply VEE is required to connect to the source of the NMOS, right? However, when giving a high level drive, the line VEE is burned out, as indicated in the following figure; I don't know what the problem is;
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/1ED3122MC12H%E5%8D%95%E6%9E%81%E6%80%A7%E9%A9%B1%E5%8A%A8%E6%AD%A3%E6%9E%81%E4%B8%B2%E8%81%94%E7%9A%84NMOS%E7%83%A7%E6%96%ADvee%E7%BA%BF%E8%B7%AF/td-p/470307
Show LessHi sir/madam,
May i know it is possible if having different thermal pad design for one MPN?
seeing parts have different Country of origins and they having different thermal pad design, don't know it is reasonable.
Kindly seeking all for the helps, Thank you so much!!
-
Show LessIn Imbf170r650m1 MOSFET please let me know how to connect sense pin ID is not used. Can we connect it to source or gate or keep it open?
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/MOSFET-sense-pin/td-p/719602
Show LessHi Dear Infineon team.
How you are fine!
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/Could-you-let-us-know-if-they-are-original-Infineon-parts-or-not/td-p/467589
Show LessThe heat sink of PG-HDSOP-16-2 is located at the top of the device, according to the schematic of the application manual, the top heatsink and Drain pole are shorted inside the MOS tube, the real situation should not be shorted, right? Is there any help to confirm this?
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/PG-HDSOP-16-2%E5%B0%81%E8%A3%85MOS%E7%9A%84%E6%95%A3%E7%83%AD%E7%84%8A%E7%9B%98%E4%B8%8EDrain%E6%9E%81%E5%9C%A8MOS%E7%AE%A1%E5%86%85%E9%83%A8%E6%98%AF%E7%9F%AD%E8%B7%AF%E7%9A%84%E5%90%97/td-p/467356
Show Less1. When evaluating applications using SOA diagrams for MOSFETs, is the evaluation done using SOA curve diagrams for Tc &Rjc conditions or for Ta &Rja conditions.
2. Does this ID pulse value in the specification have anything to do with the pulse width time? Or does it mean that this value cannot be exceeded for all single pulse current peaks, regardless of the pulse width time?
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/MOSFET-SOA%E5%8C%BA%E8%AF%84%E4%BC%B0%E9%97%AE%E9%A2%98/td-p/723975
Show LessFor some p-channel MOSFETS, the product selector shows the more negative value for V_GS(th)min and the more positive value for V_GS(th)max, whereas for some, it uses them the other way around, for example,
Type | V_GS(th)min | V_GS(th)max |
BSS215P | -1.2 V | -0.6 V |
BSS315P | -1 V | -2 V |
i.e., it sometimes sorts them by signed value and sometimes by absolute value.
Is this an inconsistency in the product table or is there a subtle reason for doing it like that?
Show LessHi all,
I'm looking to implement non-isolated DC/DC using SiC MOSFETs. I've found this driver from INF - 2ED1324S12P, but not sure how can I connect it right to drive a MOSFET with Kelvin source.
I've created a draft schematics, could you please advise if it make sense and if there are any considerations or guidelines for the part (parts shown in grey are optional for surge protection and preventing parasitic turn-on)?
MOSFET I have in mind is IMZ120R090M1H (SiC MOSFET, 90mOhm, 1200V). I checked, it should be enough driving strength for 2ED1324S12P to get it working.
Appreciate your help,
Ilya
Show Less
Help!
Customer said my label is not original. Please help to verify. Thank you!
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/MOSFET-Si-SiC/IRFR9024NTRPBF-label-question/td-p/723829
Show LessI would like to build the MOSFET's two-resistance model for thermal simulation. Basically, we need the power dispation,Theta JC, Theta-JB.
1. How could we understand the thermal resistance under Q1, Q2? For thermal simulation, could we use the bigger data for worst case consideration?
2. For the mentioned "junction-case" in your file, does the "case" mean the top case (away the board )or bottom case(near the board)?
3. We need thermal resistance for both junction-case and junction- board. Could you help provide it?
4. For the power data, there are two datas in your file based on different PCB design. Does it mean that the better PCB thermal design, the lower power dispation?
Show Less