IPTC012N08NM5 footprint

Announcements

Live Webinar: Solving the challenges in xEV power conversions | March 7 @9am & 5pm CET. Register now!

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
erikiverson
Level 1
Level 1
First question asked Welcome!

I'm confused by the footprint shown at https://www.infineon.com/dgdl/Infineon-PG-HDSOP-16-1_PDF-Footprint-v01_00-EN.pdf?fileId=5546d4626fc1...

Why is there a 7mm x 10.2mm exposed copper rectangle under the body of the FET? 

And what is the 2.28mm / 3mm circle feature on this page

0 Likes
1 Solution
Shivam_P
Moderator
Moderator
Moderator
100 replies posted 250 sign-ins 50 solutions authored

Dear @erikiverson ,

The given package is an Infineon TOLT package, which provides the excellent thermal performance by minimizing the thermal resistance to heatsink.

The 7mm x 10.2mm exposed copper rectangle below the FET provides the better thermal dissipation from the bottom side as well. This pad has no connections with the Drain/Source terminals of the FET.

As a result, both top and bottom side cooling is feasible using the given package and footprint.

ShivamPandey_0-1684227240157.png

The 2.28mm / 3mm circle is shown in the package attached above, It mainly provides the center reference for the package and  has no electrical relations with any of the MOSFET terminals.

You can refer the articles below to get more about the benefits of TOLT and TOLx packages-

https://www.infineon.com/dgdl/Infineon-TO-Leaded-Topside-Cooled-(TOLT)-Package-ApplicationNotes-v01_...

https://www.infineon.com/dgdl/Infineon-MOSFET_OptiMOS_in_TOLx_package_TOLL_TOLG_TOLT-ProductBrochure...

Warm Regards

Shivam

 

View solution in original post

1 Reply
Shivam_P
Moderator
Moderator
Moderator
100 replies posted 250 sign-ins 50 solutions authored

Dear @erikiverson ,

The given package is an Infineon TOLT package, which provides the excellent thermal performance by minimizing the thermal resistance to heatsink.

The 7mm x 10.2mm exposed copper rectangle below the FET provides the better thermal dissipation from the bottom side as well. This pad has no connections with the Drain/Source terminals of the FET.

As a result, both top and bottom side cooling is feasible using the given package and footprint.

ShivamPandey_0-1684227240157.png

The 2.28mm / 3mm circle is shown in the package attached above, It mainly provides the center reference for the package and  has no electrical relations with any of the MOSFET terminals.

You can refer the articles below to get more about the benefits of TOLT and TOLx packages-

https://www.infineon.com/dgdl/Infineon-TO-Leaded-Topside-Cooled-(TOLT)-Package-ApplicationNotes-v01_...

https://www.infineon.com/dgdl/Infineon-MOSFET_OptiMOS_in_TOLx_package_TOLL_TOLG_TOLT-ProductBrochure...

Warm Regards

Shivam