- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear Sir,
I have question about Crosstalk in Totem Pole PFC.
In positive cycle, why the Vgs crosstalk of Q2 event just happen in SR Q1 turn on and turn off?
PWM FET turn on / off no induce vgs crosstalk on vgs of SR FET Q1.
Green trace: choke current
purple: Vgs of Q2
yellow: AC line @ 90 dergee
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sorry for a late response.
The first thing that I want to make sure is if the Waveforms of Q1 and Q2 markings are reversed.
The second thing is how you measured Vgs of G1. The source voltage of Q1 are not a constant, the measurement of Vgs, the deadtime setting and gate circuit design are the reasons for this crosstalk. Waveform of Q2 is relative clean.
You can check the above reasons again, and do some improvements.
BR,
Steven
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
To prevent from shoot through for half bridge, it's always turn off firstly and then turn on after so-called "dead time". This is why you find out that Q2 Vgs is always later than Q1 Vgs.
And for a "low side" switch Q2, when Q1 turn is off, Q1 takes all stress. This is why you find out that why Q2 Vds is similar with Q1 Vgs.
For these two reason you can see that this is always gap between Q2 Vgs and Q2 Vds.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear Sir,
I still can't understand Vgs crosstalk just happens during low side of Q2 off and high side of Q1 switch on/off.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sorry for a late response.
The first thing that I want to make sure is if the Waveforms of Q1 and Q2 markings are reversed.
The second thing is how you measured Vgs of G1. The source voltage of Q1 are not a constant, the measurement of Vgs, the deadtime setting and gate circuit design are the reasons for this crosstalk. Waveform of Q2 is relative clean.
You can check the above reasons again, and do some improvements.
BR,
Steven
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Did you get the answer you want? Or do you need more support?
BR,
Steven