Phase noise will be higher in VCXO mode when compared to the non-VCXO mode in general. CY29430 is a 16 pin QFN device from Cypress which has crystal oscillator inside, while the CY5107 is a wafer offered from Cypress which can be incorporated into different applications with any packaging.
Do the following to improve phase noise when VCXO is enabled:
Do not apply any external voltage (VC is the voltage at the VCXO pin) VC = VDD/2 when the device is configured to operate in VCXO mode. Setting the VC at VDD/2 may cause spurs at the output phase noise. Apply a voltage that is outside the range of VDD/2 – 10 mV to VDD/2 + 10 mV.
For VCXO settings, add an LC filter circuit to ensure that a noise-free DC signal is applied at this input. The more the noise-free input, the less phase noise.
Question: Is there a generic part decoder for High Performance Buffers? Answer: The generic part decoder for the High Performance Buffer product fami...
Question: Is there a generic part decoder for High Performance Buffers?
The generic part decoder for the High Performance Buffer product family is attached. This does not include Spread Aware, Standard Performance, Enhanced Performance, FailSafe or Field Programmable products. There are separate part decoders for different types of clock devices.