TRAVEO™ T2G Automotive Body Controller - FAQ – FAULT - KBA232509
Employee
Feb 16, 2021
06:56 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Feb 16, 2021
06:56 AM
Home Page: TRAVEO™ T2G Automotive Body Controller - FAQ – CDC
17. Fault
17.1. Is it mandatory to check the VALID bit when a fault interrupt occurs?
It is recommended to check the VALID bit always and clear it as recommended in AN219842. It is the proper way to use the fault structure.
Following are some instances when VALID bit can be "0", but ISR gets triggered:
- Fault ISR is triggered by setting the INTR_SET register of the fault structure. This is a software triggered fault and the VALID bit will not be set.
2a. There are faults during system startup before OS initialization when the ISR is disabled. So, fault ISR is pending.
2b. The fault registers are cleared.
2c. ISR initialization and enabling happens after this.
2d. The pending ISR will get triggered. But, the fault register VALID bit will be "0".
Labels
Rate this article: