cancel
Showing results for 
Search instead for 
Did you mean: 

Knowledge Base Articles

Traveo II Automotive Body Controller - FAQ – FAULT - KBA232509

ChaitanyaV_61
Employee

Traveo II Automotive Body Controller - FAQ – FAULT - KBA232509

Home Page: Traveo II Automotive Body Controller - FAQ – CDC -... - Cypress Developer Community

17. Fault

 

17.1. Is it mandatory to check the VALID bit when a fault interrupt occurs?

It is recommended to check the VALID bit always and clear it as recommended in AN219842. It is the proper way to use the fault structure.

Following are some instances when VALID bit can be "0", but ISR gets triggered:

  1. Fault ISR is triggered by setting the INTR_SET register of the fault structure. This is a software triggered fault and the VALID bit will not be set. 

2a. There are faults during system startup before OS initialization when the ISR is disabled. So, fault ISR is pending.

2b. The fault registers are cleared.

2c. ISR initialization and enabling happens after this.

2d. The pending ISR will get triggered. But, the fault register VALID bit will be "0".

0 Likes
Version history
Revision #:
2 of 2
Last update:
‎Feb 28, 2021 08:11 PM
Updated by: