Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

Hardware reset parameters of SEMPER™ NOR Flash memory - KBA238604

Hardware reset parameters of SEMPER™ NOR Flash memory - KBA238604

Infineon_Team
Employee
Employee
50 replies posted 25 likes received 25 replies posted

This KBA describes the reset timing of SEMPER™ NOR Flash memory devices, including the 3-V S25/26/28HL-T and 1.8-volt S25/26/28HS-T families.

When the RESET# signal is driven LOW for at least the Reset Pulse Width time, the device begins the hardware reset process. This process continues for the duration of the Reset Pulse Hold time. The hardware reset causes the same initialization process that is performed at power-up and requires Power Up time.

Following the end of Reset Pulse Hold time or the Reset Hold time following Reset Pulse Width time, the device transitions to the Interface STANDBY state and can accept commands. This means that a certain period of Reset Pulse Hold time is required for the hardware reset process to complete, and the sum of Reset Pulse Width time and Reset Hold time must be greater than the minimum required Reset Pulse Hold time (Figure 1). If the time to complete the power-up sequence is equal to or longer than Power Up time or Reset Pulse Hold time, the initial Reset Hold time or Reset Setup time may not be required (Figure 2).

Connecting the above timing descriptions to the symbols in the SEMPER™ datasheet, we get the values listed in Table 1. Note that the Reset Pulse Hold time for HL and HS family SEMPER™ devices is significantly longer compared to the previous generations of Infineon flash memory.

Table 1 Hardware Reset parameters

Timing

Symbol

Parameter

Min

Typ

Max

Unit

Reset Pulse Width time

tRP

RESET# pulse width

200

-

-

ns

Reset Pulse Hold time

tRH

Reset pulse hold - RESET# low to CS# low

(HL256T / HS256T)

(HL512T / HS512T)

(HL01GT / HS01GT)

(HL02GT / HS02GT)

 

550 / 600

450 / 500

500 / 500

450 / 500

-

-

µs

Reset Setup time

tRS

Reset setup - RESET# high before CS# low

50

-

-

ns

Reset Hold time

-

-

Power Up time

tPU

VCC(min) to read operation

(HL256T / HS256T)

(HL512T / HS512T)

(HL01GT / HS01GT)

(HL02GT / HS02GT)

-

-

 

550 / 600

450 / 500

500 / 500

450 / 500

µs

Infineon_Team_1-1695724285212.png

Figure 1 Hardware reset using RESET# input

 

Infineon_Team_0-1695724233116.png

Figure 2  Power-On Reset followed by hardware reset

74 Views
Contributors