Address pins assignments in SRAMs
Anonymous
Not applicable
Mar 01, 2011
11:05 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Mar 01, 2011
11:05 AM
What address bit is associated with each Address pin in SRAMs ? Why address pins are not numbered?
Once a address pin is assigned with a particular address bit, You will Read and Write from the same address. So, it doesn't affect the Read and Write operation. Hence, we do not provide the exact Address(A) pin numbers . This is true for all Asynchronous SRAMs.
Hence, the user can connect the address pins on their side to any address pins on the SRAM.
On Synchronous and NoBL SRAMs, however, address A0 and A1 have to be in place for all the vendors as these bits load into a burst counter.
Translation - Japanese: SRAMのアドレスピンの割り当て - Community Translated (JA)
Labels
- Tags:
- 1 mb quad spi nvsram
- 16mb nvsram- replacement for battery-backed sram and mram
- 4 mb f-ram
- async fast srams
- async micropower (mobla) srams
- dual-port srams
- f-ram parallel
- f-ram processor companion
- f-ram serial
- fifos
- mobl dual-ports
- NoBL SRAMs
- nonvolatile ram
- nvsram parallel
- nvsram serial
- quadporta dse srams
- SRAMs
- synchronous srams
Rate this article: