Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

Hyper RAM Forum Discussions

Hyper RAM Forum Discussions

Sort by:
grzs_1146541
Hyper RAM

What is the MTBF / FITs spec for this part: S27KS0641DPBHV020

SaAd_4646326
Hyper RAM
It is mentioned that:     4. A Row is a group of words relevant to the internal memory array structure and additional latency may be inserted by RWDS ... Show More
clab_4481021
Hyper RAM
Hi,I try to integrate the verilog model for S27ks0641 with the synopsys SSI IP.I got the following:Warning!  Timing violation           $skew( negedge... Show More
KePa_4518811
Hyper RAM
I'm interested in using an ARM microprocessor with a HyperBus interface attached to an FPGA; where the FPGA is a slave device with memory mapped regis... Show More
KePa_4518811
Hyper RAM
SudheeshK_26 locked a discussion without actually answering a question. Why is that? Too many cases open to meet their performance goals? Show More
omgu_4560031
Hyper RAM
Hello,We have designed an FPGA board and now testing it. There are S71KS512SC0BHV00 MCP (HyperRam HyperFlash) and S70KS1281DPBHI02 HyperRam on it. We ... Show More
GlJe_1688511
Hyper RAM
Hello.Does the HyperBUS(flash,RAM) have the tsop, soic or QFP package?Thanks and Best regards.Glenn. Show More
user_4064026
Hyper RAM
Hello,Can we feed Hyperram's CK and CK#  diffirential clock buses with SSTL18I io standard? I read that Hyperram's inputs and outputs are LV-CMOS comp... Show More
user_4064026
Hyper RAM
I implemented your HyperBus Memory Controller IP on severaltechnology. Now I am trying it on different technology. I have a issue and Iwant to learn c... Show More
user_4409276
Hyper RAM

希忘有一份 读写yper. Ram和初始化hyper ram的代码或者波形,作为开发的参考,希望各位提供帮助

Forum Information

Hyper RAM

HyperRAM™ memory Forum discusses self-refresh DRAM operating on the 12-pin HyperBus interface. With a read throughput up to 333 MB/s, the HyperRAM for SoCs with limited on-board RAM providing external scratch-pad memory for fast read and write operations.