Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

Hyper RAM Forum Discussions

Sort by:
Stark38
Hyper RAM
Hi, In order to communicate with the memory Hyper RAM S27KL0642 I use a NUCLEO-L4R5ZI board. My problem is that the frequency that can be generated by... Show More
DM_Y
Hyper RAM
We are considering incorporating the Hyper-RAM S27KS0642GABHV020 (and later the 128-Mbit counterpart) as the DRAM solution in our upcoming product des... Show More
AdSi_4717311
Hyper RAM

Are there any Cypress demo kits using a Hyper RAM device?

JaMa_1550451
Hyper RAM
This isn't a HyperRAM question in particular, but this seems like the best place to post this.  I am working on a Xilinx FPGA design that is interfaci... Show More
wdshep
Hyper RAM
Is it possible to convert the Verilog S27KkL0642.v Model into a netlist? I have been using the S27KL0642.v model very successfully with the Intel Star... Show More
wdshep
Hyper RAM
In studying the Hyper Ram Bus Specifications and the timing of the bus signals specifically the relationship between RWDS and the 8 Data bits, I am no... Show More
wdshep
Hyper RAM
I am looking for a Verilog or VHDL Simulation Model for a Hyperram memory device.  Does it exist?  I am using the IS66WVH16M8ALL-166B1LI device, but a... Show More
GirijaC
Hyper RAM
The demo showcases the HyperRAM in Industrial or consumer HMI application as an expansion Memory in Display Applications. This demo demonstrates the H... Show More
AlUz_4821276
Hyper RAM
How many mixed of HyperRAM / HyperFlash can exist on the same bus? What are the limitations and critical points?e.g.2x HyperRAM  + 1 x HyperFlash 1x H... Show More
AdSi_4717311
Hyper RAM
I working on some hardware that will use the S70K HyperRAM.The hardware guide for HyperRAM, where it talks about layout requirements and such, makes a... Show More
Forum Information

Hyper RAM

HyperRAM™ memory Forum discusses self-refresh DRAM operating on the 12-pin HyperBus interface. With a read throughput up to 333 MB/s, the HyperRAM for SoCs with limited on-board RAM providing external scratch-pad memory for fast read and write operations.