In studying the Hyper Ram Bus Specifications and the timing of the bus signals specifically the relationship between RWDS and the 8 Data bits, I am not sure how to reliably clock the read data into my Intel/Altera FPGA. I occurs to me that what is needed is a 3 or 4 ns delay line or a 90 degree phase shift to delay the RWDS strobe until the data is stable.
It is evident that this problem can be solved by the availability of Hyper Ram Controllers. Is there any available information on how this is typically accomplished???