Announcements

Join us for FREE at OktoberTech Asia Pacific and hear about decarbonizing future mobility. Click here for more details.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

Gate Driver ICs Forum Discussions

User21797
Level 2
First solution authored 10 questions asked 10 sign-ins
Level 2

Hi there,

As topic, I am confused with this 'latent fault warning' feature in TLE9180. More specifically what is the condition for lfw bit being setted in register Ser (addr 0x42)? I can't find any information in the datasheet or on MyISP website.

Snipaste_2022-07-15_14-54-20.png

Thanks for reading, any reply is appreciated.

0 Likes
1 Solution
Jingwei
Moderator
Moderator 50 solutions authored 100 sign-ins 50 replies posted
Moderator

Hi,

thanks for using Infineon Community. For this Information, please contact the local Infineon Office or local FAE.

Best regards,

Steven

View solution in original post

1 Reply
Jingwei
Moderator
Moderator 50 solutions authored 100 sign-ins 50 replies posted
Moderator

Hi,

thanks for using Infineon Community. For this Information, please contact the local Infineon Office or local FAE.

Best regards,

Steven