G-to-S processing of external FETs

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Translation_Bot
Community Manager
Community Manager
Community Manager

Please tell me if it is necessary to process the G-to-S resistance to determine the OFF of the external FET.
I checked on the data sheet, but there was no built-in resistor in the IC, and there was no description of an external resistor around the FET, so I could not confirm whether the FET would be turned off in the case where the 2ED2410 was indeterminate (for example, a failure or no power supply).

smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/%E3%82%B2%E3%83%BC%E3%83%88%E3%83%89%E3%83%A9%E3%82%A4%E3%83%90%E3%83%BCIC/%E5%A4%96%E4%BB%98%E3%81%91FET%E3%81%AEG-S%E9%96%93%E5%87%A6%E7%90%86%E3%81%AB%E3%81%A4%E3%81%84%E3%81%A6/td-p/691747

0 Likes
3 Replies
Translation_Bot
Community Manager
Community Manager
Community Manager

Dear Ken_Nzk,

Thank you for using our service.

On AN, general usage is described.

We would be grateful if you could design the peripheral circuit according to your specifications.

Tengfei

smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/%E3%82%B2%E3%83%BC%E3%83%88%E3%83%89%E3%83%A9%E3%82%A4%E3%83%90%E3%83%BCIC/%E5%A4%96%E4%BB%98%E3%81%91FET%E3%81%AEG-S%E9%96%93%E5%87%A6%E7%90%86%E3%81%AB%E3%81%A4%E3%81%84%E3%81%A6/m-p/691959

0 Likes
lock attach
Attachments are accessible only for community members.
Translation_Bot
Community Manager
Community Manager
Community Manager

Thanks for the reply.

The reason I asked was to tell you whether the MOSFET will be in the off state from the perspective of IC operation. The question is changed to the following.

Figure 11 of the data sheet 5.5 Gate outputs shows the Gx/Sx circuit.

K3x is controlled by Control Logic, but I think that the signal for this gate also uses Vbc. If there is a problem with the Vbc power supply, the gate voltage of K3x will be indeterminate, so I think that the off of K3x will also be indefinite. Considering this, I think that a resistor is required between Gx and Sx to determine the off potential, but there was nothing in particular when I looked at the evaluation board.
Considering this, I think that it is unnecessary because there is a circuit inside the circuit other than Figure 11 that confirms the off, and I would be grateful if you could tell me about this point.

smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/%E3%82%B2%E3%83%BC%E3%83%88%E3%83%89%E3%83%A9%E3%82%A4%E3%83%90%E3%83%BCIC/%E5%A4%96%E4%BB%98%E3%81%91FET%E3%81%AEG-S%E9%96%93%E5%87%A6%E7%90%86%E3%81%AB%E3%81%A4%E3%81%84%E3%81%A6/m-p/696554

0 Likes
Translation_Bot
Community Manager
Community Manager
Community Manager

Dear Ken_Nzk,

Thank you for using our service.

As described in Section 5.5 of the data sheet, MOSFETs are designed to be MOSFETs It is guaranteed that both K2x and K3x will not be turned on at the same time. If you would like to find out a little more about the inner workings of the chip, please log in to your myinfineon account and contact us via "My Case".

Tengfei_O_0-1708995634055.png

 

We apologize for the inconvenience. Thank you very much.

Tengfei

 

smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/%E3%82%B2%E3%83%BC%E3%83%88%E3%83%89%E3%83%A9%E3%82%A4%E3%83%90%E3%83%BCIC/%E5%A4%96%E4%BB%98%E3%81%91FET%E3%81%AEG-S%E9%96%93%E5%87%A6%E7%90%86%E3%81%AB%E3%81%A4%E3%81%84%E3%81%A6/m-p/701662

0 Likes