Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

Clocks Forum Discussions

Anonymous
Clocks
Hello everybody,    maybe I'm only blind, but I can not figure out how to enable the VCXO,OE and PD features on the CY22801 in CyClocksRT...    I'd li... Show More
Anonymous
Clocks
Hi,    I've a simple question regarding CY22150, to which I wasn't able to find a solution in datasheets, forum nor knowledge-base.    In our design, ... Show More
Anonymous
Clocks
The High Performance Buffer products are ideally suited for systems that have a large number of high-speed interface ports (e.g., Gigabit Ethernet) or... Show More
Anonymous
Clocks
If you're using a crystal reference, then the load capacitance can be set to a value within 6 pF to 30pF range with increments of 0.375 pF. This is do... Show More
Anonymous
Clocks
Generally the VDD pin draws more current. The AVDD pin powers the core and the PLL's, while the VDD pin powers the clock outputs. It is frequency and ... Show More
Anonymous
Clocks
It is recommended connecting the Shutdown/OE pin to VDD or GND to be on the safe side. However, a 5ms pulse for Shutdown pin should not be a problem. ... Show More
Anonymous
Clocks
Phase Jitter is used to characterize crystal oscillators and other devices where random (Gaussian distribution) jitter dominates. To obtain optimal pe... Show More
Anonymous
Clocks
Ganging outputs together to improve output-output skew or drive larger loads is the option usually considered. No problems can be expected with gangin... Show More
Anonymous
Clocks
When the reference clocks phase changes, there will be a noticeable change to the output frequency as it adjusts lock to the new clock. The output wil... Show More
Anonymous
Clocks
Normally additive jitter is not specified for the parts that are just fanout buffers with no PLL inside. Such a non zero delay buffer like CY2304NZ wo... Show More
Forum Information

Clocks

Discussion Forum regarding Clocks topics.