CCG3PA CYPD3172P QC2.0 and QC3.0 OCP configuration

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Flance_Fang
Level 4
Level 4
Distributor - Weikeng(GC)
50 sign-ins 50 questions asked 25 sign-ins

Hi. Infineon

In my application; use 3172P to design in type-C adapter. now, the QC2.0 and QC3.0 OCP test data as below,230V AC input ,the QC2.0 and QC3.0  12V2.5A and 20V 1.5A OCP test result is 3.44A and 2.32A. I try to modify the battery.charging.h  QC_AMP_20V(300 -->210 and 110) and QC_AMP_12V(300-->110 and 90) , but the test ressult without any change. would you like to let me know where to change to let the OCP meet customer requirement. and add schematic in here.

 

thanks

flance fang

 

12V2.5Catch(08-22-14-13-16).jpgCatch6757(08-22-14-13-16).jpgCatchA3E1(08-22-14-13-16).jpg

0 Likes
1 Solution

Just post a resolution -

CCG_MAX_PDP_VALUE and LEGACY_MAX_CABLE_RATING should not be set to 0. Instead, the Macros should be set just like below - 

#define CCG_MAX_PDP_VALUE                    255u

#define LEGACY_MAX_CABLE_RATING      400u

#define CCG_POWER_PRECISION_MULT  100000u

Inside the API qc_set_cf_limit()the OCP threshold would be set. In addition, the OCP limit can also be set manually.

View solution in original post

0 Likes
4 Replies
Wang_Fred
Moderator
Moderator
Moderator
5 questions asked 100 solutions authored 250 sign-ins

Hi Flance,

Just let me know if you have enabled the QC OCP (macro in config.h: QC_CF_EN) in your firmware?

Thanks,

Fred

0 Likes
Flance_Fang
Level 4
Level 4
Distributor - Weikeng(GC)
50 sign-ins 50 questions asked 25 sign-ins
Hi. Fred
能提供一下你的电话吗?我的电话是(13923743873)
我在config.h里面写#define    QC_CF_EN                             (1)后,编译结果发现了错误了。
提示CCG_MAX_PDP_VALUE 和 LEGACY_MAX_CABLE_RATING没有定义;
 

 

 
是否我在这里直接先赋值0;可以吗?我在对应的函数前面直接赋值0,可以编译通过。
 
 uint8_t CCG_MAX_PDP_VALUE=0;//flance add this line
    uint8_t sys_max_pdp = CCG_MAX_PDP_VALUE;
   
    if(get_pd_port_config(cport)->ext_src_cap_length != 0)
    {
        /* If PD3.0 is supported, the PDP value will be read from the extended source cap */        
        const dpm_status_t *dpm_stat = dpm_get_info(cport);
        sys_max_pdp = dpm_stat->ext_src_cap[CCG_PD_EXT_SRCCAP_PDP_INDEX];
    }
    else
    {
        /* If not PD3.0 we will use the PDP value configured */    
    }
    return sys_max_pdp;
}
 
    uint8_t port_pdp = ccg_get_system_max_pdp(cport);
   uint8_t LEGACY_MAX_CABLE_RATING=0;//flance config 0 
    gl_bc_status[cport].cur_amp = GET_MIN(((port_pdp * CCG_POWER_PRECISION_MULT)/psrc_get_voltage(cport)),
                                    LEGACY_MAX_CABLE_RATING);
0 Likes

Just post a resolution -

CCG_MAX_PDP_VALUE and LEGACY_MAX_CABLE_RATING should not be set to 0. Instead, the Macros should be set just like below - 

#define CCG_MAX_PDP_VALUE                    255u

#define LEGACY_MAX_CABLE_RATING      400u

#define CCG_POWER_PRECISION_MULT  100000u

Inside the API qc_set_cf_limit()the OCP threshold would be set. In addition, the OCP limit can also be set manually.

0 Likes
Flance_Fang
Level 4
Level 4
Distributor - Weikeng(GC)
50 sign-ins 50 questions asked 25 sign-ins

Hi.Fred

 

discuss with lisa, I have solved the issue. thanks you very much.

 

thanks

flance fang

0 Likes