Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™

Recent discussions

Sort by:
KeTs_2342536
AURIX™
Hi, Customer plan adopt TLE9255 at Linux OS, and need to conform SocketCAN. Have you any available resource getting started? Regard, Kevin   Show More
xiaoxuan
AURIX™
Hello,          I am trying to use DMA to communicate with ASCLIN_LIN. I have some doubts and need help. 1. Can LIN DMA initializer and UART DMA init... Show More
xiaoxuan
AURIX™
Hello, I am trying to use DMA to communicate with ASCLIN_LIN. I have met some difficulties and need help. Failed to receive or send LIN data, and fail... Show More
nsyed
AURIX™
Hello, Could you please point me to which datasheet I can refer to find out more out the different traps available in the TC377 MCU. I am trying to un... Show More
FD_aurix
AURIX™
Hi I'd like to kwow what is the proper solution to start syncronously the conversion  of two ADC channels queue. Lets suppose I've on G8 and G9 two qu... Show More
NewGuy
AURIX™
Hello Everyone, I am new to Infineon Hybrid Kit and Field Oriented Control theory and software implementation. I have difficulty understanding the SW ... Show More
Thomas2
AURIX™
Hello I have a request on my table including the question whether the SAK-TC333LP-32F200F AA would be usable within this application. Before I go thro... Show More
IvanoBono
AURIX™
[TC377 - Illd]good morning,i am developing a bootloader.the bootloader initializes the system clock and peripheral clock, and after some checks, disab... Show More
srikanth
AURIX™
I'm Working on SOTA Configuration, I just wanted to Know that in TC3xx which protocol helps us to connect the server and download the latest firmware.... Show More
Kumaresh
AURIX™
Hi, Wanted to know whether is there a way to measure rising and falling edge timestamp from single TIM channel ? Thanks, Kumaresh Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs