Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

dhereavi
AURIX™
Dears Need to calculate the Rext & Cext values?As well what are the values of Cswt, CADC, Cio, Cpackage, RAIN, Ceff, ts , CAINS , ts min ? Datasheet: ... Show More
hnch
AURIX™
Hello Team ,    We meet below problem , can you give support? Thanks.     Show More
Translation_Bot
AURIX™
Whether the TC367 can support external pFlash, and if Pflash can be attached, does it support Dual SPI and Quad SPI  smartconx_target@Q!w2e3r4t5y6u7i8... Show More
leekings
AURIX™
Hello. Infineon team.    i'm using AURIX TC367 and i'm trying to use  SENT module by ILLD library.   here is the problem.   when actual SENT data is '... Show More
nioworker2023
AURIX™
hello, 目前安装了matlab TC4x的支持包,但该支持包需要安装iLLD。目前英飞凌给Aurix Developments studio  的下载。 安装后,matlab并不能识别iLLD的位置,即使改变指向iLLD的路径也不行,解压iLLD也不行。 其中,matlab的官方介绍文档如下:... Show More
Kevingiordano14
AURIX™
hello everyone.I would like to ask you whether the maximum baud rate obtainable from the ASCLIN module in ASC mode is 6.25Mbaud as stated in the manua... Show More
long
AURIX™
Hi,  now I am learning the TC375 IR, but I have some flowing doubts.  1.Does the priority will  affect the interrupt vector address  ? 2.Can't two dif... Show More
Translation_Bot
AURIX™
Using AURIX TC377TX, Bootloader and APP are stored in 1M space from 0x80000000 to 0x800FFFFF of PF0. When APP erasing 128 Logical Sector starting from... Show More
DevinHuang
AURIX™
我參考Datasheet 的Summary of Features,提到ASCLIN有 8 Asynchronous/Synchronous Serial Channels (ASCLIN) with hardware LIN support,所以同步與非同步相加有16個channel ,在 Pla... Show More
inyeong
AURIX™
We are currently using TLF35584.I am connecting the MCU POWER to QUC, and if QUC is LOW, the MCU dies. Standby mode is entered to make QUC LOW, but th... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs