AURIX™ Forum Discussions
I enable watchdog, but watchdog is not a normal run
Open the dog, I let the program go into while (1), didn't feed the dog, but program is no reset.
I disconnected the debugger and the program still no reset
Can someone look at it for me, whether there are other configurations, thanks.
Register configuration:
SMU Register:
RCU Register:
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/AURIX/TC3xx-watchdog-can-not-start/td-p/660549
Show LessIs there any way to get the real-time ram memory usage in TC397?
for example , can i get the size of memory used by calculating the difference between current stack pointer value and base stack pointer value?
thanks!
Show Less如果TASKING linker file設定。
#pragma section farrom "user_test_rodata"
uint32 user_array[BUFF_SIZE]={......};
#pragma section farrom restore main.c
將常數 const value [BUFF_SIZE] 設定8192範圍,在compiler 就會出現Loading failed,可是DFLASH SIZE有1M,因該不至於會錯誤,所以想請問實際可用的SIZE為多少呢? 或者ADS IDE 本身存在BUG呢?
Show Less
Hi, Community,
The file structure is changed with an empty ADS project in order to use the project created in Bifaces with ADS (Version: 1.9.16 / Build id: 20231116-1359).
I followed the KBA237879 instructions here, but when I did a build, I got the following error.
Could you please tell me about a workaround for this?
**********************************************************************************************************************
ctc F104: protection error: License does not support running as standalone. Please use the integrated development environment.
cctc -cs --dep-file="Libraries/iLLD/TC38A/Tricore/Cpu/Trap/IfxCpu_Trap.d" --misrac-version=2004 "-fC:/IFX_KIT_A2G_TC387_MOTORCTR-HW-SW_V1.0.2/Firmware/AP32540_PMSM_FOC_AURIX_TC3xx/Bifaces_to_ADS_projects/Test Extaertnal TASKING Debug Configuration/TASKING_C_C___Compiler-Include_paths.opt" --iso=99 --c++14 --language=+volatile --exceptions --anachronisms --fp-model=3 -O0 --tradeoff=4 --compact-max-size=200 -g -Wc-w544 -Wc-w557 -Y0 -N0 -Z0 -o "Libraries/iLLD/TC38A/Tricore/Cpu/Trap/IfxCpu_Trap.src" "../Libraries/iLLD/TC38A/Tricore/Cpu/Trap/IfxCpu_Trap.c" && \
make: *** [Libraries/iLLD/TC38A/Tricore/Cpu/Trap/subdir.mk:23: Libraries/iLLD/TC38A/Tricore/Cpu/Trap/IfxCpu_Trap.src] Error 1
************************************************************************************************************************
Best Regards,
Chihiro Tatebayashi / NEXTY
In the TC3XX series, it is written in the safety guide that the gap between DTSCLIM and PMS- DTSLIM is greater than 9 degrees Celsius. It is considered abnormal at this time, and an alarm should be triggered. May I ask why it was designed this way, and why is this threshold 9 degrees Celsius
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/AURIX/%E6%B8%A9%E5%BA%A6%E5%AF%84%E5%AD%98%E5%99%A8/td-p/660669
Show LessMy code requirements: Move data from ADC group G8, channel 0 to 7 (that is, 8 channels) to the target array through DMA, but the test results showed that the number of transfers was incorrect. Please see the attached picture for the results:
The requirement is 8 channels, and the transferCount is equal to 8, that is, 8 channels are moved at a time, and the movesize is 16 bits;
The target array ring buffer is 128 Byte, and the step is Step_1, that is, it moves 8 channels at a time and moves 8 times a week for 8 cycles
When the code is run, it is found that the target array has only been updated to index 0 to 19, that is, 0 to 19 data is being updated; everything else is 0
Please ask God for help and take a look:
The code is as follows
The global variables are as follows:
/* array of targets */
IFX_ALIGN (4) U16 G_U16evadcdmadestDataTest [8*8];
#define GROUPID_8 ifxEvadc_groupID_8 /* EVADC group*/ #define CHANNELS_NUM 8 /* Number of used channels*/
/* EVADC handle */ ifxEvadc_ADC g_evadc; /*
EVADC module handle variable */ ifxEvadc_adc_group G_ADCGroup; /* EVADC group handle variable */ ifxEvadc_ADC_ADC_channel
g_ADCChannel [CHANNELS_NUM]; /* EVADC channels handle array*/
/* Dma global data */ ifxDMA_DMA_channel G_stevadcdMachl;
The first is ADC initialization, directly copied from ILLD Demo:
Then there's DMA initialization:
smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/AURIX/TC399-%E5%A4%9A%E9%80%9A%E9%81%93ADC-DMA%E6%90%AC%E8%BF%90%E6%95%B0%E6%8D%AE%E4%B8%8D%E6%88%90%E5%8A%9F/td-p/660585
Show LessHi All,
I need some more information regarding the TC389 evaluation board. The Query is mentioned below:
I need the number of Peripherals that are readily available for the testing:
1. Number ADC channels available, what is the resolution and the voltage range covered by it?
2. Number of PWM channels available (GTM Module), which can be used readily from the board for testing?
3. Any DAC present?
4. Number of Digital Input/Output Channels present and what is the max current?
5. How many CANS, LIN and Ethernet available and what are its maximum speed?
PS: I have gone through the TC389 User Manual, I got some figures from there, I wanted to double clarify the same.
Thanks and Regards,
Madhu C
Show LessDear All. When I using the PLS UAD2 pro connect with Aurix TC364 ECU,
Error will be reported as follow picture:
How to solve this problem?
Looking forward to your reply.
Show Less