Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

dvshi
AURIX™
我在通过memtool工具配置UCB时,不小心导致芯片锁死,即调试器无法连接芯片了, 操作步骤如下: 1.配置UCB_DBG,设置为confirmed 2.点击Erase Configuration 3.断开连接,重新连接,发下连接不上了   请问, A.在设置confirmed后不能操作Erase... Show More
Translation_Bot
AURIX™
Does Infineon have a fault injection test interface for safety mechanisms related to TC2xx/TC3xx functional safety, so that users can test and verify ... Show More
Translation_Bot
AURIX™
Hello, I want the code to be generated in the area after 0xA0000000. I modified the memory pflsh0 of the. LSL file shown as in the following figure (... Show More
Darq
AURIX™
Hello, In errata document for TC29X there is a functional deviation as below: CPU_TC.123 Data Corruption possible when CPU GPR accesses made via SRI ... Show More
AYAELHUSSENY
AURIX™

How to test that Automatic Password Sequncing is working correctly in safety watchdog?

FD_aurix
AURIX™
Hi all I've activate startup calibration and I was looking if it was mandatory to do also the post-conversion calibration and what are the effects to ... Show More
hmkum
AURIX™
Hello all,I am using TC332LP and flashed BMHD0 using WinIdea UCB Plugin. I confirmed the written data by checking memory window of the debugger at add... Show More
patilvaibhav
AURIX™
Hello,   We are using Autosar EB Stack and facing issue for panic reason. when we configure Os protection On then software is throwing the MK_panic_Un... Show More
Translation_Bot
AURIX™
Hello! Where can I download the following BSDL files for the TC377 series? thankssmartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/AURIX/Where-we-can-get-th... Show More
tianxiny816
AURIX™
  调试以太网接口时加FreeRTOS时,出现若是在HighTEC点击运行程序能够周期性的发出以太网报文,但下电再上电全速运行后以太网报文一直发不出来,停留在IfxGeth_Eth_waitTransmitBuffer函数中, 是什么原因导致出现这个情况?(建立任何操作系统的任务,只是单纯的移植到... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs