Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

Bala
AURIX™
I am currently working on DSADC in TC37 microcontroller. Here in the user manual, the following info is mentioned regarding passband frequency.   "Rel... Show More
GavinLi
AURIX™
Hi 贵司大牛们, 想咨询一下,有没有关于PIN的API,可以将PIN 配置成特定的功能? 比如P00.1配置成EVADC_G9CH11,有没有一个什么接口之类?   谢谢, Gaivn Show More
GavinLi
AURIX™

Hi,

初次使用TC375,在使用EVADC时,当输入电压是0时,转换结果是16,应该是没有校准的原因。

请问如何对EVADC进行校准。

 

谢谢!

Gavin

harrechr
AURIX™
Hello, I am trying to increase the CPU lock so first I tried one of the existing examples: CCU_Clock_1 for KIT_AURIX_TC397_TFT (imported/downloaded di... Show More
Translation_Bot
AURIX™
Why did I use ARUIX to write FLASHDRIVER, modify the LSL link file according to Tasking, and run the target program in RAM. I can see that the target... Show More
PRAVEEN1
AURIX™
Hi, I would like to communicate with the internal CAN to the external CAN, similar to the CAN Monitor software. The sample is in loopback mode only. I... Show More
Intl0310
AURIX™
已看过的帖子:Re: TC2xx如何利用TIM模块检测两个PWM信号的边沿判断相位差 - Infineon Developer Community 已查阅的代码:AURIX_code_examples/code_examples/GTM_TIM_Capture_1_KIT_TC275_LK/GTM_TIM_Capture.h at master · Infineon/AURIX_code_examples (github.com)... Show More
YassineYGH
AURIX™
Hello everyone, I want to config the pins for my TC387Q to use it in a specific project and i want to use Tasking pin mapper. So I have a several ques... Show More
Translation_Bot
AURIX™
Because I want to create a project that runs on a single core, then when I modified the LSL file of the TC38x project, I deleted the content related t... Show More
abulFzl
AURIX™
Hello Support, We have been trying to understand the ESM present in manual AURIX TC3xx Safety Manual v2.0 1.pdf Please help me to understand this conc... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs