AURIX™ Forum Discussions

AURIX™

GTM MCS中的通道运行模式

Solved

你好英飞凌：

请问MCS的8个通道是同步运行还是顺序执行？

By JAYLOU

Jan 23, 2024

184

AURIX™

[TC397] CAN fails to send data, and buf will be turned off as soon as it...

Solved

Can data transmission fails, and buf will be turned off as soon as it is sent. Below is my routine, can you help me check it out? #include " ifx_typ... Show More

Can data transmission fails, and buf will be turned off as soon as it is sent. Below is my routine, can you help me check it out? #include " ifx_types.h " #include " ifxCpu.h " #include " ifxscuwdt.h " IFX_ALIGN (4) ifxCPU_syncEvent g_cpuSyncEvent = 0; #include " ifx_types.h " #include " ifxcan_can.H " #include " iFXcan.h " #include " ifxCPU_irq.h " #include " iFXport.h " #include " BSP.h " #define LED0 & MODULE_P13,0 #define LED1 & MODULE_P13,1 #define LED2 & MODULE_P13,2 #define LED3 & MODULE_P13,3 #define MODULE_CAN0_RAM 0xF0200000 #define NODE0_RAM_OFFSET 0x0 //#define NODE1_RAM_OFFSET 0x1000 #define CAN_MESSAGE_TX_ID0 (uint32) 0x1234567 #define CAN_MESSAGE_RX_ID1 (uint32) 0x1234561 #define CAN_MESSAGE_RX_ID2 (uint32) 0x1234562 #define CAN_MESSAGE_RX_ID3 (uint32) 0x1234563 #define ISR_PRIORITY_CAN_TX 2 /* Define the CAN TX interrupt priority */ #define ISR_PRIORITY_CAN_RX 1 /* Define the CAN RX interrupt priority */ #define ISR_PRIORITY_CAN22_BUSOFF 3 #define MAXIMUM_CAN_DATA_PAYLOAD 2 /* Define maximum classical CAN payload in 4-byte words */ IFX_CONST ifxCAN_CAN_PINS CAN00_pins = { &IfxCan_TXD00_P20_8_OUT, IfxPort_OutputMode_pushPull, // CAN00_TX &IfxCan_RXD00B_P20_7_IN, IfxPort_InputMode_pullUp, // CAN00_RX IfxPort_PadDriver_cmosAutomotiveSpeed4 }; typedef struct { IfxCan_Can_Config canConfig; /* CAN module configuration structure */ IfxCan_Can canModule; /* CAN module handle */ IfxCan_Can_Node can00Node; /* CAN source node handle data structure */ IfxCan_Can_NodeConfig canNodeConfig; /* CAN node configuration structure */ IfxCan_Filter canFilter; /* CAN filter configuration structure */ IfxCan_Message txMsg; /* Transmitted CAN message structure */ IfxCan_Message rxMsg; /* Received CAN message structure */ uint32 txData[MAXIMUM_CAN_DATA_PAYLOAD]; /* Transmitted CAN data array */ uint32 rxData[MAXIMUM_CAN_DATA_PAYLOAD]; /* Received CAN data array */ } mcmCanType; mcmCanType g_mcmcan; void initCan0 (void); IFX_INTERRUPT (CAN22ISRBusOffHandler, 0, ISR_PRIORITY_CAN22_BUSOFF); void can22isrBusOffHandler (void) { IfxCan_Node_clearInterruptFlag(g_mcmcan.can00Node.node, IfxCan_Interrupt_busOffStatus); initCAN0(); IfxPort_togglePin(LED1); //transmit indicator } IFX_INTERRUPT (canisRTXHandler, 0, ISR_PRIORITY_CAN_TX); void canisRTXHandler (void) { /* Clear the "Transmission Completed" interrupt flag */ IfxCan_Node_clearInterruptFlag(g_mcmcan.can00Node.node, IfxCan_Interrupt_transmissionCompleted); IfxPort_togglePin(LED0); //transmit indicator } IFX_INTERRUPT (canISRRxHandler, 0, ISR_PRIORITY_CAN_RX); void canisrrxHandler (void) { /* Clear the " message stored to dedicated RX Buffer " interrupt flag */ ifxCAN_node_clearinterruptflag (g_mcmcan.can00node.node, ifxCan_interrupt_messageStoredToEditRxBuffer); /* Clear the " New Data " flag; as long as the " New Data " flag is set, the most popular Rx buffer is * Locked against updates from received matching frames. */ ifxCAN_node_clearRxBuffernewDataFlag (g_mcmcan.can00node.node, g_mcmcan.canfilter.rxBufferOffset); /* Read the received CAN message*/ ifxcan_can_readmessage (& g_mcmcan.can00node, & g_mcmcan.rxmsg, g_mcmCan.rxData); /* Check if the received data matches with the received one */ if (g_mcmcan.rxmsg.messageID == CAN_MESSAGE_RX_ID1) & & (G_mcmCan.rxData [1] == 0xEFCDAB89)) { if (G_mcmCan.rxData [0] == 0x67452301) { //send 0x IfxPort_setPinState(LED1, IfxPort_State_low); //LED ON } else { IfxPort_setPinState(LED1, IfxPort_State_high); //LED OFF } } if (g_mcmcan.rxmsg.messageID == CAN_MESSAGE_RX_ID2) & & (G_mcmCan.rxData [1] == 0xEFCDAB89)) { if (G_mcmCan.rxData [0] == 0x67452302) { IfxPort_setPinState(LED2, IfxPort_State_low); } else { IfxPort_setPinState(LED2, IfxPort_State_high); } } if (g_mcmcan.rxmsg.messageID == CAN_MESSAGE_RX_ID3) & & (G_mcmCan.rxData [1] == 0xEFCDAB89)) { if (G_mcmCan.rxData [0] == 0x67452303) { IfxPort_setPinState(LED3, IfxPort_State_low); } else { IfxPort_setPinState(LED3, IfxPort_State_high); } } } void initCan0 (void) { /*******CAN module configuration and initialization*******/ IfxCan_Can_initModuleConfig(&g_mcmcan.canConfig, &MODULE_CAN0); IfxCan_Can_initModule(&g_mcmcan.canModule, &g_mcmcan.canConfig); /*******CAN00 node configuration and initialization*******/ IfxCan_Can_initNodeConfig(&g_mcmcan.canNodeConfig, &g_mcmcan.canModule); g_mcmcan.canNodeConfig.nodeId = IfxCan_NodeId_0; g_mcmcan.canNodeConfig.clockSource = IfxCan_ClockSource_both; g_mcmcan.canNodeConfig.frame.type = IfxCan_FrameType_transmitAndReceive; g_mcmcan.canNodeConfig.frame.mode = IfxCan_FrameMode_standard; //Classic CAN g_mcmcan.canNodeConfig.txConfig.txMode = IfxCan_TxMode_dedicatedBuffers; g_mcmcan.canNodeConfig.txConfig.dedicatedTxBuffersNumber = 255; g_mcmcan.canNodeConfig.txConfig.txBufferDataFieldSize = IfxCan_DataFieldSize_8; g_mcmcan.canNodeConfig.rxConfig.rxMode = IfxCan_RxMode_dedicatedBuffers; g_mcmcan.canNodeConfig.rxConfig.rxBufferDataFieldSize = IfxCan_DataFieldSize_8; g_mcmcan.canNodeConfig.filterConfig.extendedListSize = 255; //Extended Frame g_mcmcan.canNodeConfig.filterConfig.messageIdLength = IfxCan_MessageIdLength_extended; g_mcmcan.canNodeConfig.messageRAM.extendedFilterListStartAddress = 0x100; //Extended Frame g_mcmcan.canNodeConfig.messageRAM.rxBuffersStartAddress = 0x200; g_mcmcan.canNodeConfig.messageRAM.txBuffersStartAddress = 0x400; g_mcmcan.canNodeConfig.messageRAM.baseAddress = MODULE_CAN0_RAM + NODE0_RAM_OFFSET; g_mcmcan.canNodeConfig.baudRate.baudrate = 500000; //500KBaud //transmit interrupt g_mcmcan.canNodeConfig.interruptConfig.transmissionCompletedEnabled = TRUE; g_mcmcan.canNodeConfig.interruptConfig.traco.priority = ISR_PRIORITY_CAN_TX; g_mcmcan.canNodeConfig.interruptConfig.traco.interruptLine = IfxCan_InterruptLine_0; g_mcmcan.canNodeConfig.interruptConfig.traco.typeOfService = IfxSrc_Tos_cpu0; //receive interrupt g_mcmcan.canNodeConfig.interruptConfig.messageStoredToDedicatedRxBufferEnabled = TRUE; g_mcmcan.canNodeConfig.interruptConfig.reint.priority = ISR_PRIORITY_CAN_RX; g_mcmcan.canNodeConfig.interruptConfig.reint.interruptLine = IfxCan_InterruptLine_1; g_mcmcan.canNodeConfig.interruptConfig.reint.typeOfService = IfxSrc_Tos_cpu0; //bus-off interrupt g_mcmcan.canNodeConfig.interruptConfig.busOffStatusEnabled = TRUE; g_mcmcan.canNodeConfig.interruptConfig.boff.priority = ISR_PRIORITY_CAN22_BUSOFF; g_mcmcan.canNodeConfig.interruptConfig.boff.interruptLine = IfxCan_InterruptLine_2; g_mcmcan.canNodeConfig.interruptConfig.boff.typeOfService = IfxSrc_Tos_cpu0; //binding pin g_mcmcan.canNodeConfig.pins = &Can00_pins; IfxCan_Can_initNode(&g_mcmcan.can00Node, &g_mcmcan.canNodeConfig); /*******CAN filter configuration and initialization*******/ g_mcmcan.canFilter.number = 0; g_mcmcan.canFilter.elementConfiguration = IfxCan_FilterElementConfiguration_storeInRxBuffer; g_mcmcan.canFilter.id1 = CAN_MESSAGE_RX_ID1; g_mcmcan.canFilter.rxBufferOffset = IfxCan_RxBufferId_0; //IfxCan_Can_setStandardFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); IfxCan_Can_setExtendedFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); g_mcmcan.canFilter.number = 1; g_mcmcan.canFilter.elementConfiguration = IfxCan_FilterElementConfiguration_storeInRxBuffer; g_mcmcan.canFilter.id1 = CAN_MESSAGE_RX_ID2; //g_mcmcan.canFilter.id2 = CAN_MESSAGE_RX_ID2; g_mcmcan.canFilter.rxBufferOffset = IfxCan_RxBufferId_0; //IfxCan_Can_setStandardFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); IfxCan_Can_setExtendedFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); g_mcmcan.canFilter.number = 2; g_mcmcan.canFilter.elementConfiguration = IfxCan_FilterElementConfiguration_storeInRxBuffer; g_mcmcan.canFilter.id1 = CAN_MESSAGE_RX_ID3; //g_mcmcan.canFilter.id2 = CAN_MESSAGE_RX_ID3; g_mcmcan.canFilter.rxBufferOffset = IfxCan_RxBufferId_0; //IfxCan_Can_setStandardFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); IfxCan_Can_setExtendedFilter(&g_mcmcan.can00Node, &g_mcmcan.canFilter); } void initLed (void) { IfxPort_setPinMode(LED0, IfxPort_Mode_outputPushPullGeneral); /* Initialize LED port pin */ IfxPort_setPinMode(LED1, IfxPort_Mode_outputPushPullGeneral); IfxPort_setPinMode(LED2, IfxPort_Mode_outputPushPullGeneral); IfxPort_setPinMode(LED3, IfxPort_Mode_outputPushPullGeneral); IfxPort_setPinState(LED0, IfxPort_State_high); /* Turn off LED (LED is low-level active) */ IfxPort_setPinState(LED1, IfxPort_State_high); IfxPort_setPinState(LED2, IfxPort_State_high); IfxPort_setPinState(LED3, IfxPort_State_high); } void core0_main (void) { ifxCPU_enableInterrupts (); /*!! WATCHDOG0 AND SAFETY WATCHDOG ARE DISABLED HERE!! * Enable the watchdogs and service them if it is required */ ifxScuwdt_disableCPUWatchDog (ifxScuwdt_getCpuWatchDogPassword ()); ifxScuwdt_disableSafetyWatchdog (ifxScuwdt_getSafetyWatchDogPassword ()); /* Wait for CPU sync event */ ifxCPU_emitEvent (& g_cpusyncEvent); ifxcpu_waitEvent (& g_cpusyncEvent, 1); initLed (); //initTime (); initCan0 (); ifxcan_can_initMessage (& g_mcmCan.txmsg); g_mcmcan.txmsg.messageID = CAN_MESSAGE_TX_ID0; g_mcmcan.txmsg.bufferNumber = 0; g_mcmcan.txmsg.dataLengthCode = ifxcan_dataLengthCode_8; //8 bytes g_mcmcan.txmsg.FrameMode = ifxCAN_FrameMode_standard; //Classic CAN g_mcmcan.txmsg.messageIdlength=ifxcan_messageIdlength_extended; //extended frame g_mcmcan.txdata [0] = 0x98BADCFE; g_mcmcan.txdata [1] = 0x10325476; //you will receive: FE DC BA 98 76 54 32 10 while (1) { while(IfxCan_Status_notSentBusy == IfxCan_Can_sendMessage(&g_mcmcan.can00Node, &g_mcmcan.txMsg, &g_mcmcan.txData[0]) ); waitTime(IfxStm_getTicksFromMilliseconds(BSP_DEFAULT_TIMER, 1000)); //ms } } Show Less

Translation_Bot

Jan 18, 2024

301

AURIX™

Memory Built-In-Self-Test (MBIST)

Solved

Hi All:I downloaded the MTU_MBIST_1_KIT_TC275_LK as an example for memory testing. I made some minor modifications to determine the runtime of the tes... Show More

By tw76th

Jul 4, 2023

1079

AURIX™

TC3xx Tom interrupt

Solved

在配置Tom中断时，为什么每个Tom只有channel0可以进入中断，换成别的channel就进不去中断了，是需要什么额外的配置吗？

By miracle

Jan 2, 2024

207

AURIX™

TC375 Lite Kit : Board Does Not Respond

Solved

I have an Aurix TC375 Lite Kit. I installed the IDE and tried the console example but it did not work. My question is this: 1. Prior to attaching it t... Show More

By embeddev

Feb 1, 2024

126

AURIX™

HEX输出，ariux

Solved

ARUIX该怎么配置只输出MAIN0.c在0X8000 0000的内容

By 银狐

Jan 29, 2024

296

AURIX™

TC397 Failure Rate Related Documents

Solved

Is there any documentation on the TC397 failure rate?smartconx_target@Q!w2e3r4t5y6u7i8o9p0||/t5/AURIX/TC397%E5%A4%B1%E6%95%88%E7%8E%87%E7%9B%B8%E5%85%... Show More

Translation_Bot

Feb 1, 2024

AURIX™

[TC397]Geth DMA interrupt can not trigger

Solved

Hi, all: I'm trying to porting the Ethernet example project for our customize board which using TC397 MCU and TJA1101B PHY. I choose Ethernet_1_KIT_TC... Show More

By saerpa

Jan 23, 2024

443

AURIX™

Look for PSI5-compatible transceivers

Solved

Hi! I learned from TC3xx manual that psi5 cannot receive sensor current signal and send voltage synchronous pulse. I would like to know whether there ... Show More

By tzy

Jan 28, 2024

267

AURIX™

RIF with internal ADC

Solved

Dear AURIX experts, My use case with TC357TA involves connecting two of its ADC kernel's to RIF. I configure ADC to store result to RES15, as it is r... Show More

Dear AURIX experts,

My use case with TC357TA involves connecting two of its ADC kernel's to RIF.

I configure ADC to store result to RES15, as it is routed to GxDATA[20:0] of RIF.

adcChannelConfig.resultRegister = IfxEvadc_ChannelResult_15;

Here's the code I configure RIF:

    //Get default configuration
    Ifx_RIF *rif = (Ifx_RIF *)IfxRif_cfg_indexMap[index].module;
    IfxRif_Rif_Config config;
    IfxRif_Rif_initModuleConfig(&config, rif);

    //Change default-configuration according to the given definition
    config.connectedAdc               = IfxRif_Adc_internal;
    config.numOfChannels              = 2;

    config.fwdg.threshold             = 0x100;
    config.data.crcEnable             = FALSE;

    config.interrupt.errPriority = AURIXDATA_IRQ_PRIORITY_ERR[index];
    config.interrupt.intPriority = AURIXDATA_IRQ_PRIORITY[index];
    config.interrupt.rampEndEnable                  = TRUE;
    config.interrupt.chirpEndEnable                 = TRUE;
    config.interrupt.frameWatchdogOverflowEnable    = TRUE;
    config.interrupt.ramp1StartEnable               = TRUE;
    config.interrupt.ramp1ErrorEnable               = TRUE;
    config.interrupt.chirp1ErrorEnable              = TRUE;

    config.rsm.ramp1SignalEnable = FALSE;
    config.rsm.numOfValidSamples    = 200;
    config.rsm.rampsPerChirp        = 100;
    config.rsm.lockstepEnable = FALSE;

    //Apply configuration to hardware registers
    IfxRif_Rif_initModule(&m_rifHandlers[index], &config);

However, it does not work. I seems none of the ADC samples are read in. CURRAMP and CURSAMPLE never advances. Also debug data registers DD1 to DD4 are all 0x0.

If I enable "ramp1SignalEnable", I am able to get interrupt "IfxRif_Interrupt_ramp1Start". Reading the user manual, I am under the impression that ramp1 signal is for external ADC, and it comes from external IO pins.
For internal ADC, without any ramp1 signal coming from IO pins, I should disable ramp1, correct? But if I configure EVADC to put results in register other than RES15, the ramp1 interrupt is not triggered. Therefore, it feels like the ramp1 signal is coming from EVADC, but it shouldn't be, right? And also in iLLD IfxRif_Rif.c, line 115, the ramp configurations are only effective when internal ADCs are selected. I am confused, is RAMP1 signal for external ADC or internal ADC?

Ramp1Start interrupt or not, ADC samples are not taken in by RIF. And none of the ERROR interrupts were ever triggered.

What am I missing? Please help.

Thank you very much!

EDIT:
I also tried numerous combinations of configurations with different parameters, such as:

    config.data.alignment       = IfxRif_DataAlignment_right;
    config.data.format          = IfxRif_DataFormat_unsigned;
    config.data.shiftDirection  = IfxRif_ShiftDirection_lsbFirst;
    config.data.flmMode         = IfxRif_FlmMode_direct;
    config.data.fullSwapMode    = IfxRif_FullSwapMode_direct;

    config.rsm.ramp1SignalEnable = TRUE;
    config.rsm.ramp1SignalInput    = IfxRif_Ramp1SignalInput_0;
    config.rsm.ramp1SignalPolarity = IfxRif_Ramp1SignalPolarity_lowActive;

But none of them worked.

Checking the iLLD code, some configuration has no effect when internal ADC is selected. So I directly configured them. Such as :

    IfxRif_setDataLength(rif, IfxRif_DataLength_12bit);

And I also enable FIFO with:

IfxRif_enableFifos(rif, config.numOfChannels);

None worked.

Now I am stuck. EVADC data is not coming into RIF no matter how I configure RIF module.

Show Less

By koala

Jan 11, 2024

567