Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

zemon
AURIX™
Hi team I am trying to config ASCLIN1 with iLLD code ,but there is a question, both the Tx&Rx pin are P15.5。 When I change the Tx pin to P15.4, this c... Show More
liudw
AURIX™
static const IfxAsclin_Lin_Pins lin1_pins = {.tx = &LIN1_TXD_PIN,.txMode = IfxPort_OutputMode_pushPull,.rx = &LIN1_RXD_PIN,.rxMode = IfxPort_InputMode... Show More
User19664
AURIX™

Hello,

I try to compile an example project for the TC4x Communication board in ADS Limited, but I get the following error

Rish
AURIX™
We are aiming to "design in" the Aurix microcontroller for our new Elevator Control project. For this project, we need to achieve SIL 3 according to t... Show More
HossamAlzomor
AURIX™
Hi,I am starting my 1st steps with Aurix, I have downloaded the AurixDevelopment Studio , and SPI_DMA_1_KIT_TC375_LK example from Infineon Code Exampl... Show More
Translation_Bot
AURIX™
If the Vext of TC389QP is 5V supply, is the RMII level of Ethernet 5V? If it is 5V, then the data connection to the PHY chip (generally VIO is 3.3V or... Show More
zemon
AURIX™
当前使用 iLLD ASCLIN_LIN_MASTER_1_KIT_TC397_TFT demo例程,直接编译程序刷写后,lin1可以正常发送数据,但是demo中Tx Rx PIN均设置为P15.5,请问这是否有问题,当我把TX pin更改成为P15.4时,数据无法发送,请问这是什么原因 Show More
flony
AURIX™
I use iLLD  for my developing. In the program I use STM for system timer.I have two problems: 1.This is the initialization of the STM module.   void T... Show More
ManYichen
AURIX™
My program was communicating with tlf35584 synchronously and was able to read data from the buffer.But a series of errors occurred when I tried to com... Show More
hk0912
AURIX™
I am looking to use the esr1_N pin as an NMI (non-maskable interrupt). I am curious if it's possible to set up an interrupt function similar to other ... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs