Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

deshmahi
AURIX™

Hello,

What are  5 V / 3.3 V switchable Pads?

Are these ports in AURIX MCU? 

 

Ram_Saktidar
AURIX™
Greetings!!We are planning to use Infineon MCU in our project and would like to have the following data for the part -  TC387QP160F300SADKXUMA11) Sche... Show More
Abhijith_Raj
AURIX™
Hi, I am trying to integrate FreeRTOS with aurix. Got example from github. But have some doubt regarding running task in multiple core. 1) How to run ... Show More
majingyun
AURIX™
HSM Exclusive
solved msg Solved
1. TC3xx手册中描述,当DMU_SP_PROCONHSMCFG.BLKFLAN = 0时,Host端的Command Sequenced在所有地址范围内都可用,只有当DMU_SP_PROCONHSMCFG.BLKFLAN = 1,并且DMU_SP_PROCONHSMCX0.HSMxX = 1时... Show More
WimC
AURIX™
Hi,   When trying to connect via DXCPL to an AURIX TC377TP, starting from SYS.Mode NoDebug, I always get the error 'target power fail' when performing... Show More
Pankaj
AURIX™
lkarm E163: ["mod\Lib\Crt0\src\itc\vHsm_EntryPoint.c" 18/21] "OsCfg_Hal_Core_OsCore0_VectorTable" redeclared with a different typelkarm I459: ["mod\Bs... Show More
remixoff
AURIX™
The case: TC399 + Lauterbach + firmware using OCDS registers: In order to use XCP over DAP with VX1000 device the device driver initializes some OCDS ... Show More
Translation_Bot
AURIX™
Is there any demo or documentation for the configuration of the SENT module in the TC389 EB tool, and is there an official application demo for the SE... Show More
Krishnay10
AURIX™
Hi, I am looking to decode Data Flash content (hex file)which takes fee_cfg as input. This is for TC375 microcontroller. Thanks Krishna Show More
PRAVEEN1
AURIX™
Hi, I would like to use 4 groups with 8 channels each, reading ADC through synchronous methods. Could you please help me with this? Is there any refer... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs