Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

maahmoudismaill
AURIX™
Copytable
solved msg Solved

I'm using the copy table to init .bss and. data but I want to put the copy table at a specific address not the linker put it at.

Fricker
AURIX™
Hi, I am encountering difficulties running MBIST on DSPR. I am utilizing the code from the MTU_MBIST example, and it halts at IfxMtu_clearSram(mbistSe... Show More
HossamAlzomor
AURIX™

Hi,

Where could I find GTM training material or full documentation

 

Best Regards

Hossam Alzomor

User18151
AURIX™
Hi all, On AURIX TC27x I am setting a number of message objects but when I debug the code, as soon as I set the message valid (MSGVAL) flag in the mes... Show More
Ashwini
AURIX™
Hello Infineon, I am trying to understand the conversion results of EDSADC in TC389 aurix baord. I am confusing with my understanding regarding full s... Show More
Translation_Bot
AURIX™
I used the example of SPI_DMA_1_TC297 to make modifications in order to set the QSPI Master to multiple CS pins. CS1 is used to read the control of F... Show More
Translation_Bot
AURIX™
I'm looking for some guidance. I'm currently only tuning send, and the basic configuration and send function is as follows. After calling the transmit... Show More
Ashwini
AURIX™
Hello Infineon, I am working on EDSADC module of Aurix TC3xx series, referring EDSADC_1_KIT_TC397_TFT and EDSADC_1_KIT_TC375_LK example projects to un... Show More
FD_aurix
AURIX™
Hi All We'd like to configure a node of the Aurix to be able to work in passive (no message send/ACK/NACK to avoid error frame on the CAN line in case... Show More
Bertxu
AURIX™
hi: 请问, 1.关于AUTOSAR MCAL  driver 与demo 例程中的Libraries中的driver 有什么不同之处? 2.AUTOSAR MCAL  driver中是否包含了TC397 safty menu中提及的SM(安全机制)的接口? 3.是否有文档介绍AUTOSAR MC... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs