Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

neil1
AURIX™
hello infineon     I meet a System Bus and Peripheral Errors DAE - Data Access Asynchronous Error (TIN 3)  trap on tc322  DATR reg value is :0x0000000... Show More
auftrag2022
AURIX™
Hardware: TC364 Software (iLLD for QSPI and DMA drivers) Target: I want to sending 3x 8bit message in a roll through QSPI+DMA but without triggering a... Show More
User19005
AURIX™
Hello, I'm trying to use CAN by using iLLD.https://github.com/Infineon/AURIX_code_examples/tree/master/code_examples/MULTICAN_1_KIT_TC297_TFT---------... Show More
xiaofei558008
AURIX™
aurix development studio can't debug, the icon is gray. how to solve this issue? Show More
Nagendra123
AURIX™
Hello Infineon Team, We are currently planning to migrate MCAL. certain modules are not able to generate Please give your feedback as early as possibl... Show More
Houssem1
AURIX™
Hello,  Could you please provide my this video Getting Started for TC3xx MCAL Integration.mp4 thanks a lot in advance. Best Regards  Houssemeddine  Show More
HeShanyuan
AURIX™
Dear Experts as you can see in the picture,when i use the instruction(MOVH & ADDI) on the left side to assign __RAM0_SIZE(0x000276A0) to D15 register,... Show More
Translation_Bot
AURIX™
Please ask: https: //www.infineon.com/cms/en/tools/aurix-embedded-sw/AUTOSAR/Infineon/ MCAL dirvers In the list, isn't the one marked by the red box u... Show More
Sachin_W
AURIX™
Hello, Whether TSIM supports TC3xx series to debug application without hardware,  If yes then whether AURIX TC3xx - Free Entry Tool Chain is helpful t... Show More
auftrag2022
AURIX™
hi, just for your information here is definitive a mistake in document in TC3xx_Part1-UserManual-v02_00-EN   (Page 1374) if SRPN == 0x3F (63), the DMA... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs