Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

Recent discussions

Sort by:
User21797
AURIX™
Hi there, Can HW parity check be used in master mode? From iLLD u can config a master ch to use parity check (<IfxQspi_SpiMaster_ChannelConfig>.parity... Show More
happyeveryday
AURIX™

hello all,

Can the TC397 sample square waves with frequencies up to 50Mhz and How to configure if possible?

VasantharajE
AURIX™
ELF File generation with TASKING Compiler Hello, I am working on tc27x Project using TASKING Compiler. Could you help me please generate the .elf file... Show More
Snehal
AURIX™
Hello. I have MC-ISAR_AS422_TC3xx_CD_2.10.0 package but could find manuals for SENT under user manual folder. Where can I get SENT user manuals? Show More
Bayou
AURIX™
I first tried to install : Infineon-Memtool-DevelopmentTools-v05_00-EN.exe on my windows 10 PC (this installer has been successfully installed else wh... Show More
sistlajr
AURIX™
Hi, I would like to check if Multicore instances of MCAL for Aurix TC29x is supported currently  ? If so any pointers on how this can be achieved ?   ... Show More
AirXing
AURIX™
Hello! I am using TC234 (PG-TQFP-144-27 Package) for FOC of PMSM. Two AD channels are used for phase current sampling. A confusing problem occurs when... Show More
chadpham75
AURIX™
I am using GPT12_PWM_Generation_1_KIT_TC375_LK as the base firmware and test the example on my TC37X eval board. Everything works perfectly. I then tr... Show More
cha1pi
AURIX™
While trying to flash my TC397 kit , I get this every time. Is there some setting I need to change "::Loading HEX file .......... :⚠️ The given progra... Show More
babu99
AURIX™
Hello Everyone, I'm working with TC37x & TC39x controllers and i want to retain the DSPR data over resets. How to modify the DMU_HF_PROCONRAM register... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs