Announcements

Help us improve the Power & Sensing Selection Guide. Share feedback

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

Bhanuprasanth1
AURIX™
Im using tc377 for uart communication, I have to send data from tx  without interrupt by using Timer(Gpt12)when i using this Data is stored in Tx buff... Show More
Girish
AURIX™
I'm trying to eliminate one particular ISR from my old OS configuration. So currently RTA-OS configuration tool, tricore tasking of version 6.2 with l... Show More
manojj8797
AURIX™

Dear Team,

I want to know the difference between DAP miniwiggler and XMC_LINK_SEGGER_V1.

Translation_Bot
AURIX™
The current TC397_TFT v1.0 development board uses the TC397 A step of the chip, but I see ADS are TC397 B step routines, I will ADS in a few examples ... Show More
khaledhassan
AURIX™
I found all the sample projects are using hard coded pin configuration.  As an example for "Ethernet_1_KIT_TC397_TFT" project all the pins are hardcod... Show More
djordjevujic
AURIX™
Hello, I am investigating possibilities to use FlexRay (E-Ray) message RAM for the custom debug purposes, as FlexRay communication will not be needed.... Show More
khaledhassan
AURIX™
Hi I can use  sendUARTMessage(msg, count)   only from core-1. How to use it from all available cores? Show More
aurixUser2024
AURIX™
Can Host read the the PFlash sectors configured as HSM exclusive? Or is it only the debug interface via which we cannot read it. #HSM #TC3xx #Aurix Show More
lyctrl
AURIX™
Hello        When I  do MTU,  I found a CAN RAM ECC error report, I can not clear this ecc through clear  MTU->MC[MtuIdx].ECCD and FAULTSTS. I think i... Show More
Translation_Bot
AURIX™
step 1: Lock the debugger interface via 256 bit password, PROCONDBG.OCDSDIS=1 , Confirmation is unlocked state . step 2: program execution "Disable P... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs