Announcements

Help us improve the Power & Sensing Selection Guide. Share feedback

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob

AURIX™ Forum Discussions

nsyed
AURIX™
I am wondering if anyone in this forum has created a Macro based spreadsheet or tool, where the user can select the desired clock configurations and t... Show More
Jason_Lee
AURIX™
关于TC37X的MPU的部分:Memory Protection Sets是每一个核都有6个集合,还是所有核共有6个集合。
Translation_Bot
AURIX™
I enable watchdog, but watchdog is not a normal run Open the dog, I let the program go into while (1), didn't feed the dog, but program is no reset. I... Show More
天天好心情
AURIX™
大佬们我想问一下,TC275里,自己在map文件里定义了新的内存段,设置了首地址位置,段内对象可写,4字节对齐。但是在内存段预处理之后,设置的全局变量初始值不正确,板子上电后会给一个随机值,并不是自己设的初始值,这怎么解决呢,具体附图   Show More
QWB
AURIX™
Is there any way to get the real-time ram memory usage in TC397? for example , can i get the size of memory used by calculating the difference between... Show More
Yasminkhaled22
AURIX™
› By default, an ISR cannot be interrupted by any other interrupt. IR waits until the function is finished before servicing any pending interrupt. › T... Show More
DevinHuang
AURIX™
如果TASKING linker file設定。   #pragma section farrom "user_test_rodata" uint32 user_array[BUFF_SIZE]={......}; #pragma section farrom restore main.c   ... Show More
NXTY_Tatebayasi
AURIX™
Hi, Community,   The file structure is changed with an empty ADS project in order to use the project created in Bifaces with ADS (Version: 1.9.16 / Bu... Show More
Translation_Bot
AURIX™
In the TC3XX series, it is written in the safety guide that the gap between DTSCLIM and PMS- DTSLIM is greater than 9 degrees Celsius. It is considere... Show More
Translation_Bot
AURIX™
My code requirements: Move data from ADC group G8, channel 0 to 7 (that is, 8 channels) to the target array through DMA, but the test results showed t... Show More
Forum Information

AURIX™

In this forum you can post your questions, comments and feedback about the 32-bit AURIX™ TriCore™ Microcontroller. The AURIX™ offers the highest scalability in performance, memory & peripherals across application. It is a safe and secure companion chip, meeting both the ISO functional safety standards and EVITA full security standards. Here you can also find the links to the latest board pages, SW and Tools GitHub, trainings, documents and FAQs