We use cookies and similar technologies (also from third parties) to collect your device and browser information for a better understanding on how you use our online offerings. This enables us to optimize and personalize your experience with Infineon and to provide you with additional services and information based on your individual profile. Details are available in our privacy policy.
Privacy Policyand Imprint
View and change cookie settings
Accept
Reject
Ask the Community

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

User9635
Level 4
Level 4
50 replies posted 50 questions asked 25 replies posted
‎May 14, 2020 05:11 AM
‎May 14, 2020 05:11 AM

What is the fail action when CPU accesses HSM accessible Register or Memory Region

Hello Support,
Will it be a Trap or SMU Alarm when CPU Core accesses register address or memory address regions?
Please provide me a section number or paragraph of the corresponding documentation where this failure is described.
4291.attach
Best regards
0 Likes
Subscribe
1 Reply
Darren_Galpin
Employee
Employee
First solution authored First like received
‎May 14, 2020 06:58 AM
‎May 14, 2020 06:58 AM

Re: What is the fail action when CPU accesses HSM accessible Register or Memory Region

Probably both. The target region will generate a bus error which will be caught by the SRI XBAR interconnect, and will generate an alarm. The error will then cause a trap in the CPU (DIE or PIE trap).
0 Likes