We use cookies and similar technologies (also from third parties) to collect your device and browser information for a better understanding on how you use our online offerings. This enables us to optimize and personalize your experience with Infineon and to provide you with additional services and information based on your individual profile. Details are available in our privacy policy.
Privacy Policyand Imprint
View and change cookie settings
Accept
Reject
Announcements

Robots are revolutionizing our lives in many ways. Join our webinar to learn about Infineon’s broad portfolio of robot building blocks.
Click here to register.

Ask the Community

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

User9635
Level 4
Level 4
50 replies posted 50 questions asked 25 replies posted
‎May 16, 2020 04:16 AM
‎May 16, 2020 04:16 AM

What is the InstructionMnemonic for Read-Modify-Write in Aurix 2G

Hello Support,
Please provide me the Instruction Mnemonic for Read-Modify-Write for Aurix 2G as shown below for IR_SRC Register ECC bit-field.
4308.attach
Best Regards
0 Likes
Subscribe
1 Reply
NeMa_4793301
Level 6
Level 6
10 likes received 10 solutions authored 5 solutions authored
‎May 16, 2020 06:48 AM
‎May 16, 2020 06:48 AM

Re: What is the InstructionMnemonic for Read-Modify-Write in Aurix 2G

From Chapter 2 in the User Manual:
Support of atomic CPU operations e.g. LDMST, ST.T, SWAP.W, CMPSWP and SWPMSK

Also see 5.3.4.10 Atomicity of Data Accesses.

Also see TriCore Architecture Manual Volume 1, 2.4 Semaphores and Atomic Operations.
0 Likes