Announcements

Robots are revolutionizing our lives in many ways. Join our webinar to learn about Infineon’s broad portfolio of robot building blocks.
Click here to register.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

BluewindAZ
Level 1
Level 1
First question asked Welcome!
With particular reference to AURIX 2G TC3xx (but also applies to AURIX 1G),
all PSPR and DSPR segments of all cores are accessible from all cores, directly or via cross-bar.
The difference is in terms of performance.
In general, the recommendation is to store the code executed by CORE 0 in PFLASH 0, the code executed by CORE 1 in PFLASH 1, etc ...; with this recommendation you can run your code faster.
It's also recommended to use PSPR for the code and DSPR for the data, for example executing code from DSPR is possible but will result in additional wait states.
If I want to use a PSPR for data, for example PSPR 2 to place a stack used by CORE 0,
is it correct to say that "as long as you accept a performance degradation, PSPRx can also be used for data"?
0 Likes
1 Solution
MoD
Employee
Employee
250 sign-ins 25 likes received 50 solutions authored
Yes, it is correct to say that "as long as you accept a performance degradation, PSPRx can also be used for data"

View solution in original post

0 Likes
1 Reply
MoD
Employee
Employee
250 sign-ins 25 likes received 50 solutions authored
Yes, it is correct to say that "as long as you accept a performance degradation, PSPRx can also be used for data"
0 Likes
This widget could not be displayed.