TC38x digital input hysteresis

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
mhubert24
Level 1
Level 1
First like given First question asked Welcome!

Hello,

My question is regarding the Fast 5V GPIO input hysteresis specification on the Aurix TC38x, values in red below calculated for Vext=5V / AL.

mhubert24_0-1706234064292.png

 

Nominally hysteresis is 1.3V (3.5 – 2.2V):

mhubert24_1-1706234064294.png

 

The HYS_CC spec indicates hysteresis can actually be as low as 75mV or 450mV. The VIH.first / VIL.first variations (ref: https://community.infineon.com/t5/Knowledge-Base-Articles/AURIX-MCU-Understanding-the-electrical-par...) can lower the nominal 1.3V hysteresis a little bit. The rest of the explanation seems to necessarily involve the neighbouring pin configuration (yellow highlights above), I am looking for more clarification on this seemingly strange aspect please!

 

Thank you,

Michel

 

0 Likes
1 Solution
Nambi
Moderator
Moderator
Moderator
50 likes received 5 likes given 100 solutions authored

Hi,

The hysteresis of 75mV is considering the noise from the neighboring pins acting as outputs in their corresponding modes.

You can refer to SENT_TC.H006 in the below link for one of the implications.
https://www.infineon.com/dgdl/Infineon-AURIX_TC39x_BD-Step-ErrataSheet-v02_01-EN.pdf?fileId=5546d462...

Best Regards.

View solution in original post

1 Reply
Nambi
Moderator
Moderator
Moderator
50 likes received 5 likes given 100 solutions authored

Hi,

The hysteresis of 75mV is considering the noise from the neighboring pins acting as outputs in their corresponding modes.

You can refer to SENT_TC.H006 in the below link for one of the implications.
https://www.infineon.com/dgdl/Infineon-AURIX_TC39x_BD-Step-ErrataSheet-v02_01-EN.pdf?fileId=5546d462...

Best Regards.