Robots are revolutionizing our lives in many ways. Join our webinar to learn about Infineon’s broad portfolio of robot building blocks.
Click here to register.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

Level 1
Level 1

I'm new to the TX38x. I have TASKING 6.3 and the iLLD demos.

I would like to place a structure in 'global' memory that is accessible by both core 0 and core1 so that the values can be shared between both cores.

Might anyone have a simple example of doing such thing? Also, what primitives exist to add place a 'critical section' (mutex?) on such a structure so that both cores can access the values, but such accesses are atomic?

Thanks in advance,


1 Reply
This widget could not be displayed.